mirror of
https://codeberg.org/libreboot/lbwww.git
synced 2025-07-04 07:57:03 +00:00
Compare commits
No commits in common. "master" and "20240504" have entirely different histories.
432 changed files with 23476 additions and 21929 deletions
1
.gitignore
vendored
1
.gitignore
vendored
|
@ -1,5 +1,4 @@
|
|||
*.html
|
||||
/site/sitemap.xml
|
||||
/site/news/index*
|
||||
/site/sitemap.md
|
||||
/site/push
|
||||
|
|
1
site.cfg
1
site.cfg
|
@ -1,4 +1,3 @@
|
|||
# SPDX-License-Identifier: CC0-1.0
|
||||
TITLE="Libreboot"
|
||||
DOMAIN="https://libreboot.org/"
|
||||
BLOGDIR="news/" # leave as empty string if you want the blog to be the homepage
|
||||
|
|
|
@ -1,10 +1,10 @@
|
|||
---
|
||||
title: Kontakt der Libreboot projekt
|
||||
title: Kontakt
|
||||
x-toc-enable: true
|
||||
...
|
||||
|
||||
Buy Libreboot pre-installed
|
||||
--------------------
|
||||
==========
|
||||
|
||||
If you want professional installation, Minifree Ltd sells [Libreboot
|
||||
pre-installed](https://minifree.org/) on select hardware, and it also provides
|
||||
|
@ -18,13 +18,13 @@ If you're installing Libreboot yourself, support for that is also available.
|
|||
Contact information (IRC, mailing list etc) is below:
|
||||
|
||||
User support
|
||||
------------
|
||||
============
|
||||
|
||||
IRC oder Reddit werden bevorzugt, sofern Du eine Support Anfrage hast (IRC empfohlen).
|
||||
Für Informationen bzgl. IRC and Reddit siehe unten.
|
||||
|
||||
Mailing list
|
||||
------------
|
||||
============
|
||||
|
||||
Libreboot has this mailing list:
|
||||
<https://lists.sr.ht/~libreboot/libreboot>
|
||||
|
@ -32,7 +32,7 @@ Libreboot has this mailing list:
|
|||
The email address is [~libreboot/libreboot@lists.sr.ht](mailto:~libreboot/libreboot@lists.sr.ht)
|
||||
|
||||
Entwicklungs Diskussion
|
||||
---------------------
|
||||
======================
|
||||
|
||||
Siehe unter
|
||||
[der Git Seite](git.md) für Informationen wie Du dich an der Entwicklung beteiligen kannst.
|
||||
|
@ -40,7 +40,7 @@ Siehe unter
|
|||
Hier finden sich ebenso Anleitungen zum Senden von Patches (via Pull-Requests).
|
||||
|
||||
IRC Chatraum
|
||||
-------------
|
||||
============
|
||||
|
||||
IRC ist hauptsächlich der Weg um Kontakt Libreboot Projekt aufzunehmen. `#libreboot` auf Libera
|
||||
IRC.
|
||||
|
@ -71,11 +71,12 @@ Website erläutern wie dies funktioniert:
|
|||
Grundsätzlich solltest Du die Dokumentation der von Dir verwendeten IRC Software konsultieren.
|
||||
|
||||
Soziale Medien
|
||||
-----------------
|
||||
============
|
||||
|
||||
Libreboot existiert offiziell an vielen Orten.
|
||||
|
||||
### Mastodon
|
||||
Mastodon
|
||||
--------
|
||||
|
||||
Gründerin und Haupt-Entwicklerin, Leah Rowe, ist auf Mastodon:
|
||||
|
||||
|
@ -84,7 +85,8 @@ Gründerin und Haupt-Entwicklerin, Leah Rowe, ist auf Mastodon:
|
|||
Leah kann zudem unter dieser eMail kontaktiert werden:
|
||||
[leah@libreboot.org](mailto:leah@libreboot.org)
|
||||
|
||||
### Reddit
|
||||
Reddit
|
||||
------
|
||||
|
||||
Hauptsächlich verwendet als Support Kanal und für Veröffentlichung von Neuigkeiten:
|
||||
<https://www.reddit.com/r/libreboot/>
|
||||
|
|
|
@ -1,79 +0,0 @@
|
|||
---
|
||||
title: Contact the Libreboot project
|
||||
x-toc-enable: true
|
||||
...
|
||||
|
||||
Où acheter du matériel avec Libreboot pré-installé
|
||||
---------------------------------------------
|
||||
|
||||
Si vous souhaitez une installation professionnelle, Minifree Ltd vend des ordinateurs avec [Libreboot pré-installé](https://minifree.org/). L'entreprise propose également [un service d'installation de Libreboot](https://minifree.org/product/installation-service/) si vous voulez l'installer sur votre propre machine.
|
||||
|
||||
Leah Rowe, fondateur et principal développeur du projet Libreboot, est également propriétaire de Minifree Ltd. Les ventes contribuent à financer le développement du projet Libreboot.
|
||||
|
||||
Si vous installez Libreboot vous-même, un support est disponible via différents canaux de communication (IRC, mail, etc.) :
|
||||
|
||||
|
||||
Suport utilisateur
|
||||
------------------
|
||||
|
||||
IRC et Reddit sont recommandés pour demander de l'aide (IRC est à privilégier) :
|
||||
|
||||
|
||||
Mail
|
||||
----
|
||||
|
||||
Libreboot dispose d'une liste de diffusion : <https://lists.sr.ht/~libreboot/libreboot>
|
||||
|
||||
L'adresse mail est [~libreboot/libreboot@lists.sr.ht](mailto:~libreboot/libreboot@lists.sr.ht)
|
||||
|
||||
Discussion sur le developpement
|
||||
-------------------------------
|
||||
|
||||
Pour participer au développement, consultez la pag [GIT](git.md) du projet. Vous y trouverez des instructions détaillées sur l'envoi de patchs via pull request.
|
||||
|
||||
IRC chatroom
|
||||
------------
|
||||
|
||||
Le chat IRC est le principal moyen de contact pour le projet Libreboot via `#libreboot` sur Libera IRC.
|
||||
|
||||
Webchat:
|
||||
<https://web.libera.chat/#libreboot>
|
||||
|
||||
Libera est un des plus grands réseaux IRC utilisé pour les projets en lien avec le logiciel libre. Vous trouverez plus d'information ici : <https://libera.chat/>
|
||||
|
||||
Si vous souhaitez vous connecter via votre client préféré ( comme weechat ou irssi), veuillez utiliser ces informations :
|
||||
|
||||
* Server: `irc.libera.chat`
|
||||
* Channel: `#libreboot`
|
||||
* Port (TLS): `6697`
|
||||
* Port (non-TLS): `6667`
|
||||
|
||||
Nous vous recommandons d'utiliser le port `6697` avec l'encryption TLS activée.
|
||||
|
||||
Il est recommandé d'utiliser SASL pour l'authentification. Ces pages vous indiqueront comment l'utiliser :
|
||||
|
||||
* WeeChat SASL guide: <https://libera.chat/guides/weechat>
|
||||
* Irssi SASL guide: <https://libera.chat/guides/irssi>
|
||||
* HexChat SASL guide: <https://libera.chat/guides/hexchat>
|
||||
|
||||
De manière générale, reportez-vous à la documentation de votre logiciel IRC.
|
||||
|
||||
|
||||
Réseaux sociaux
|
||||
---------------
|
||||
|
||||
Libreboot existe officiellement sur différents réseaux sociaux.
|
||||
|
||||
### Mastodon
|
||||
|
||||
Le fondateur et principal developpeur, Leah Rowe, est sur Mastodon:
|
||||
|
||||
* <https://mas.to/@libreleah>
|
||||
|
||||
Leah peut également être contacté par mail :
|
||||
[leah@libreboot.org](mailto:leah@libreboot.org)
|
||||
|
||||
### Reddit
|
||||
|
||||
Généralement utilisé pour le support mais aussi pour l'annonces des dernières nouveautés :
|
||||
<https://www.reddit.com/r/libreboot/>
|
|
@ -4,7 +4,7 @@ x-toc-enable: true
|
|||
...
|
||||
|
||||
Buy Libreboot pre-installed
|
||||
---------------------------
|
||||
==========
|
||||
|
||||
If you want professional installation, Minifree Ltd sells [Libreboot
|
||||
pre-installed](https://minifree.org/) on select hardware, and it also provides
|
||||
|
@ -18,14 +18,14 @@ If you're installing Libreboot yourself, support for that is also available.
|
|||
Contact information (IRC, mailing list etc) is below:
|
||||
|
||||
Supporto utenti
|
||||
---------------
|
||||
===============
|
||||
|
||||
IRC o Reddit sono consigliati, sebbene preferiamo che usi il canale IRC
|
||||
per avere o per offrire supporto tecnico. Continua a leggere per avere
|
||||
ulteriori informazioni.
|
||||
|
||||
Mailing list
|
||||
------------
|
||||
============
|
||||
|
||||
Libreboot has this mailing list:
|
||||
<https://lists.sr.ht/~libreboot/libreboot>
|
||||
|
@ -33,7 +33,7 @@ Libreboot has this mailing list:
|
|||
The email address is [~libreboot/libreboot@lists.sr.ht](mailto:~libreboot/libreboot@lists.sr.ht)
|
||||
|
||||
Discussione sullo sviluppo
|
||||
--------------------------
|
||||
==========================
|
||||
|
||||
Per ora dai un occhiata sulla
|
||||
[pagina Git](git.md) per avere maggiori informazioni su come puoi
|
||||
|
@ -43,7 +43,7 @@ Su quella stessa pagina puoi trovare informazioni su come inviare
|
|||
correzioni (patches) tramite pull requests.
|
||||
|
||||
Canale IRC
|
||||
----------
|
||||
==========
|
||||
|
||||
IRC e' il modo principale per contattare chi collabora con il progetto libreboot.
|
||||
Il canale ufficiale e' `#libreboot` su Libera IRC.
|
||||
|
@ -73,22 +73,26 @@ di Libera spiegano come:
|
|||
Comunque dovresti sempre controllare la documentazione del tuo client IRC preferito.
|
||||
|
||||
Reti sociali online
|
||||
-------------------
|
||||
===================
|
||||
|
||||
Libreboot esiste ufficialmente in molte piattaforme.
|
||||
|
||||
### Mastodon
|
||||
Mastodon
|
||||
--------
|
||||
|
||||
Il fondatore e sviluppatore principale, Leah Rowe, e' su Mastodon:
|
||||
|
||||
* <https://mas.to/@libreleah>
|
||||
|
||||
### Posta elettronica
|
||||
Posta elettronica
|
||||
-----------------
|
||||
|
||||
Leah puo' essere contattata anche via email a questo indirizzo:
|
||||
[leah@libreboot.org](mailto:leah@libreboot.org)
|
||||
|
||||
### Reddit
|
||||
Reddit
|
||||
------
|
||||
|
||||
Usato principalmente come canale di supporto e per annunciare notizie:
|
||||
<https://www.reddit.com/r/libreboot/>
|
||||
|
||||
|
|
|
@ -1,10 +1,10 @@
|
|||
---
|
||||
title: Contact the Libreboot project
|
||||
title: Contact
|
||||
x-toc-enable: true
|
||||
...
|
||||
|
||||
Buy Libreboot pre-installed
|
||||
--------------------------
|
||||
==========
|
||||
|
||||
If you want professional installation, Minifree Ltd sells [Libreboot
|
||||
pre-installed](https://minifree.org/) on select hardware, and it also provides
|
||||
|
@ -18,13 +18,13 @@ If you're installing Libreboot yourself, support for that is also available.
|
|||
Contact information (IRC, mailing list etc) is below:
|
||||
|
||||
User support
|
||||
-------------
|
||||
============
|
||||
|
||||
IRC or Reddit are recommended, if you wish to ask for support (IRC recommended).
|
||||
See below for information about IRC and Reddit.
|
||||
|
||||
Mailing list
|
||||
------------
|
||||
============
|
||||
|
||||
Libreboot has this mailing list:
|
||||
<https://lists.sr.ht/~libreboot/libreboot>
|
||||
|
@ -32,7 +32,7 @@ Libreboot has this mailing list:
|
|||
The email address is [~libreboot/libreboot@lists.sr.ht](mailto:~libreboot/libreboot@lists.sr.ht)
|
||||
|
||||
Development discussion
|
||||
--------------------
|
||||
======================
|
||||
|
||||
See notes
|
||||
on [the Git page](git.md) for information about how to assist with development.
|
||||
|
@ -40,7 +40,7 @@ on [the Git page](git.md) for information about how to assist with development.
|
|||
Instructions are also on that page for sending patches (via pull requests).
|
||||
|
||||
IRC chatroom
|
||||
-------------
|
||||
============
|
||||
|
||||
IRC is the main way to contact the libreboot project. `#libreboot` on Libera
|
||||
IRC.
|
||||
|
@ -71,11 +71,12 @@ website tells you how:
|
|||
In general, you should check the documentation provided by your IRC software.
|
||||
|
||||
Social media
|
||||
-------------
|
||||
============
|
||||
|
||||
libreboot exists officially on many places.
|
||||
|
||||
### Mastodon
|
||||
Mastodon
|
||||
--------
|
||||
|
||||
The founder and lead developer, Leah Rowe, is on Mastodon:
|
||||
|
||||
|
@ -84,7 +85,8 @@ The founder and lead developer, Leah Rowe, is on Mastodon:
|
|||
Leah can also be contacted by this email address:
|
||||
[leah@libreboot.org](mailto:leah@libreboot.org)
|
||||
|
||||
### Reddit
|
||||
Reddit
|
||||
------
|
||||
|
||||
Mostly used as a support channel, and also for news announcements:
|
||||
<https://www.reddit.com/r/libreboot/>
|
||||
|
|
|
@ -1,76 +0,0 @@
|
|||
---
|
||||
title: Контакты
|
||||
x-toc-enable: true
|
||||
...
|
||||
|
||||
Купите Libreboot предустановленным
|
||||
----------------------------------
|
||||
|
||||
Если вы хотите, чтобы профессионал установил Libreboot для вас, то Minifree Ltd продает [Libreboot предустановленным](https://minifree.org/) на определенном оборудование, и также предоставляет сервис по [установке Libreboot](https://minifree.org/product/installation-service/) на ваши машины.
|
||||
|
||||
Основатель и ведущий разработчик Libreboot, Лия Роу, владеет и управляет Minifree; продажи обеспечивают финансирование для Libreboot.
|
||||
|
||||
Если вы самостоятельно устанавливаете Libreboot, вы можете получить поддержку:
|
||||
|
||||
Поддержка пользователей
|
||||
-----------------------
|
||||
|
||||
IRC и Reddit предпочительнее, если вы хотите попросить помощи (IRC рекомендуется). Информация об IRC и Reddit ниже.
|
||||
|
||||
Почтовая рассылка
|
||||
-----------------
|
||||
|
||||
У Libreboot есть своя почтовая рассылка: <https://lists.sr.ht/~libreboot/libreboot>
|
||||
|
||||
Адрес электронной почты: [~libreboot/libreboot@lists.sr.ht](mailto:~libreboot/libreboot@lists.sr.ht)
|
||||
|
||||
Обсуждение разработки
|
||||
---------------------
|
||||
|
||||
Смотрите [страницу по Git](git.md) для того, чтобы узнать, как помогать с разработкой Libreboot.
|
||||
|
||||
На этой странице также содержаться инструкции, как отправлять патчи (с помощью pull request).
|
||||
|
||||
Чат в IRC
|
||||
---------
|
||||
|
||||
IRC - главный метод связи с проектом Libreboot. `#libreboot` на Libera IRC.
|
||||
|
||||
Чат в вебе:
|
||||
<https://web.libera.chat/#libreboot>
|
||||
|
||||
Libera - самая большая сеть IRC, используемая для свободных проектов. Узнайте больше здесь: <https://libera.chat/>
|
||||
|
||||
Если вы хотите подключиться к IRC через ваш любимый клиент (например, weechat или irssi):
|
||||
|
||||
* Сервер: `irc.libera.chat`
|
||||
* Канал: `#libreboot`
|
||||
* Порт (TLS): `6697`
|
||||
* Порт (не TLS): `6667`
|
||||
|
||||
Мы рекомендуем использовать порт `6697` со включенным TLS шифрованием.
|
||||
|
||||
Мы также рекомендуем использовать SASL для аутентификации. Эти страницы на сайте Libera IRC расскажут как это сделать:
|
||||
|
||||
* WeeChat SASL guide: <https://libera.chat/guides/weechat>
|
||||
* Irssi SASL guide: <https://libera.chat/guides/irssi>
|
||||
* HexChat SASL guide: <https://libera.chat/guides/hexchat>
|
||||
|
||||
В общем, вы должны проверить документацию вашего клиента для IRC.
|
||||
|
||||
Социальные сети
|
||||
---------------
|
||||
|
||||
### Mastodon
|
||||
|
||||
Основатель и велущий разработчик, Лия Роу, есть на Mastodon:
|
||||
|
||||
* <https://mas.to/@libreleah>
|
||||
|
||||
Связаться с Лией также можно и по этому адресу электронной почты:
|
||||
[leah@libreboot.org](mailto:leah@libreboot.org)
|
||||
|
||||
### Reddit
|
||||
|
||||
Чаще всего используется для поддержки пользователей, а также для новостей и анонсов:
|
||||
<https://www.reddit.com/r/libreboot/>
|
|
@ -1,79 +0,0 @@
|
|||
---
|
||||
title: Libreboot Projesi ile İletişim
|
||||
x-toc-enable: true
|
||||
...
|
||||
|
||||
Libreboot Önyüklenmiş Olarak Satın Alın
|
||||
--------------------------------------
|
||||
|
||||
Profesyonel kurulum istiyorsanız, Minifree Ltd seçili donanımlarda [Libreboot önyüklenmiş](https://minifree.org/) cihazlar satmaktadır ve ayrıca makinenizi göndererek Libreboot kurulumu yaptırmak istiyorsanız [Libreboot önyükleme hizmeti](https://minifree.org/product/installation-service/) sunmaktadır.
|
||||
|
||||
Libreboot'un kurucusu ve baş geliştiricisi Leah Rowe aynı zamanda Minifree Ltd'yi de işletmektedir; satışlar Libreboot projesi için finansman sağlamaktadır.
|
||||
|
||||
Libreboot'u kendiniz kuruyorsanız, bunun için de destek mevcuttur. İletişim bilgileri (IRC, e-posta listesi vb.) aşağıdadır:
|
||||
|
||||
Kullanıcı Desteği
|
||||
----------------
|
||||
|
||||
Destek istemek istiyorsanız IRC veya Reddit önerilir (IRC önerilir). IRC ve Reddit hakkında bilgi için aşağıya bakın.
|
||||
|
||||
E-posta Listesi
|
||||
--------------
|
||||
|
||||
Libreboot'un şu e-posta listesi vardır:
|
||||
<https://lists.sr.ht/~libreboot/libreboot>
|
||||
|
||||
E-posta adresi: [~libreboot/libreboot@lists.sr.ht](mailto:~libreboot/libreboot@lists.sr.ht)
|
||||
|
||||
Geliştirme Tartışmaları
|
||||
----------------------
|
||||
|
||||
Geliştirmeye nasıl yardımcı olabileceğiniz hakkında bilgi için [Git sayfasındaki](git.md) notlara bakın.
|
||||
|
||||
Yamaları (çekme istekleri aracılığıyla) nasıl göndereceğinize dair talimatlar da o sayfada bulunmaktadır.
|
||||
|
||||
IRC Sohbet Odası
|
||||
---------------
|
||||
|
||||
IRC, Libreboot projesiyle iletişim kurmanın ana yoludur. Libera IRC'de `#libreboot` kanalı.
|
||||
|
||||
Web sohbeti:
|
||||
<https://web.libera.chat/#libreboot>
|
||||
|
||||
Libera, Özgür Yazılım projeleri için kullanılan en büyük IRC ağlarından biridir. Onlar hakkında daha fazla bilgiyi burada bulabilirsiniz: <https://libera.chat/>
|
||||
|
||||
Tercih ettiğiniz istemciyi (weechat veya irssi gibi) kullanarak bağlanmak isterseniz, bağlantı bilgileri şu şekildedir:
|
||||
|
||||
* Sunucu: `irc.libera.chat`
|
||||
* Kanal: `#libreboot`
|
||||
* Port (TLS): `6697`
|
||||
* Port (TLS olmayan): `6667`
|
||||
|
||||
TLS şifrelemesi etkin olarak `6697` portunu kullanmanızı öneririz.
|
||||
|
||||
Kimlik doğrulama için SASL kullanmanız önerilir. Libera web sitesindeki şu sayfalar size nasıl yapılacağını anlatır:
|
||||
|
||||
* WeeChat SASL kılavuzu: <https://libera.chat/guides/weechat>
|
||||
* Irssi SASL kılavuzu: <https://libera.chat/guides/irssi>
|
||||
* HexChat SASL kılavuzu: <https://libera.chat/guides/hexchat>
|
||||
|
||||
Genel olarak, IRC yazılımınızın sağladığı belgeleri kontrol etmelisiniz.
|
||||
|
||||
Sosyal Medya
|
||||
-----------
|
||||
|
||||
Libreboot resmi olarak birçok yerde bulunmaktadır.
|
||||
|
||||
### Mastodon
|
||||
|
||||
Kurucu ve baş geliştirici Leah Rowe, Mastodon'da:
|
||||
|
||||
* <https://mas.to/@libreleah>
|
||||
|
||||
Leah'ya ayrıca şu e-posta adresinden ulaşılabilir:
|
||||
[leah@libreboot.org](mailto:leah@libreboot.org)
|
||||
|
||||
### Reddit
|
||||
|
||||
Çoğunlukla destek kanalı olarak ve ayrıca haber duyuruları için kullanılır:
|
||||
<https://www.reddit.com/r/libreboot/>
|
|
@ -4,7 +4,7 @@ x-toc-enable: true
|
|||
...
|
||||
|
||||
Buy Libreboot pre-installed
|
||||
---------------------------
|
||||
==========
|
||||
|
||||
If you want professional installation, Minifree Ltd sells [Libreboot
|
||||
pre-installed](https://minifree.org/) on select hardware, and it also provides
|
||||
|
@ -18,13 +18,13 @@ If you're installing Libreboot yourself, support for that is also available.
|
|||
Contact information (IRC, mailing list etc) is below:
|
||||
|
||||
Підтримка користувачів
|
||||
----------------------
|
||||
============
|
||||
|
||||
IRC або Reddit рекомендовані, якщо ви бажаєте попросити про допомогу (найкраще IRC).
|
||||
Дивіться інформацію нижче щодо IRC та Reddit.
|
||||
|
||||
Mailing list
|
||||
------------
|
||||
============
|
||||
|
||||
Libreboot has this mailing list:
|
||||
<https://lists.sr.ht/~libreboot/libreboot>
|
||||
|
@ -32,7 +32,7 @@ Libreboot has this mailing list:
|
|||
The email address is [~libreboot/libreboot@lists.sr.ht](mailto:~libreboot/libreboot@lists.sr.ht)
|
||||
|
||||
Обговорення розробки
|
||||
--------------------
|
||||
======================
|
||||
|
||||
Зараз, подивіться нотатки
|
||||
на [сторінці Git](git.md) для інформації щодо допомоги з розробкою.
|
||||
|
@ -40,7 +40,7 @@ The email address is [~libreboot/libreboot@lists.sr.ht](mailto:~libreboot/libreb
|
|||
На цій сторінці також знаходяться інструкції по відправці патчів (через pull request'и).
|
||||
|
||||
Кімната IRC
|
||||
-----------
|
||||
============
|
||||
|
||||
IRC це головний спосіб зв'язку з проектом Libreboot. `#libreboot` на Libera
|
||||
IRC.
|
||||
|
@ -71,11 +71,12 @@ Libera є однією з найбільших мереж IRC, використ
|
|||
Взагалі, вам варто перевірити документацію, яка передбачена вашою програмою IRC.
|
||||
|
||||
Соціальні мережі
|
||||
----------------
|
||||
============
|
||||
|
||||
Libreboot офіційно існує в багатьох місцях.
|
||||
|
||||
### Mastodon
|
||||
Mastodon
|
||||
--------------------
|
||||
|
||||
Засновник та головний розробник, Лія Роу, є в Mastodon:
|
||||
|
||||
|
@ -84,7 +85,8 @@ Libreboot офіційно існує в багатьох місцях.
|
|||
Також можливо зв'язатися з Лією за ії електронною адресою:
|
||||
[leah@libreboot.org](mailto:leah@libreboot.org)
|
||||
|
||||
### Reddit
|
||||
Reddit
|
||||
------
|
||||
|
||||
Найбільше використовується як канал підтримки, та також для оголошення новин:
|
||||
<https://www.reddit.com/r/libreboot/>
|
||||
|
|
567
site/contrib.md
567
site/contrib.md
|
@ -1,5 +1,5 @@
|
|||
---
|
||||
title: People who contributed to the Libreboot project
|
||||
title: Project contributors
|
||||
x-toc-enable: true
|
||||
...
|
||||
|
||||
|
@ -10,6 +10,9 @@ If we forgot to mention you here, let us know and we'll add you. (or if
|
|||
you don't want to be mentioned, let us know and we'll remove your
|
||||
entry)
|
||||
|
||||
Information about who works on libreboot, and how the project is run, can
|
||||
be found on this page: [who.md](who.md)
|
||||
|
||||
You can know the history of the libreboot project, simply by reading this page.
|
||||
It goes into detail about all of the major contributions to the project, and in
|
||||
general how the project was created (and who helped create it).
|
||||
|
@ -37,15 +40,32 @@ works on all aspects of libreboot, such as:
|
|||
that libreboot uses
|
||||
* Providing user support on IRC
|
||||
|
||||
Check the Git repositories to find my own contributions to the project. There
|
||||
are a lot, too many to list here, but my work is enabled by the many people
|
||||
who help me, and those who work on all the upstream projects that I use in
|
||||
Libreboot. I regularly work with all sorts of people.
|
||||
Caleb La Grange
|
||||
---------------
|
||||
|
||||
**Secondary developer, number two to Leah.** Caleb is a full time libreboot developer
|
||||
with a narrower focus. Caleb focuses on several areas of development:
|
||||
|
||||
* Build system. Caleb is responsible for improving and fixing the libreboot Make build
|
||||
system. Specifically: automation, and reproducibility.
|
||||
* Hardware modification. Caleb has a passion for hardware alteration; soldering,
|
||||
desoldering, and testing libreboot software on the resulting hardware.
|
||||
* Board porting. Anything supported in Coreboot can be ported to libreboot, Caleb
|
||||
will test and port any board he can get his hands on. Additionally, anyone can
|
||||
contact Caleb to generate libreboot roms for testing on their board.
|
||||
* Documentation. Caleb actively maintains documentation on the above areas of
|
||||
interest. Additionally, Caleb is responsible for disassembly guides with his own
|
||||
pictures and diagrams for several boards.
|
||||
* User support. Caleb is active on irc and willing to help any user interested in
|
||||
using libreboot or in need of help.
|
||||
* Project goals. Caleb collaborates with Leah on determining project goals.
|
||||
Leah has the final say in every decision.
|
||||
|
||||
External projects
|
||||
-----------------
|
||||
=================
|
||||
|
||||
### Coreboot project
|
||||
Coreboot project
|
||||
----------------
|
||||
|
||||
Without coreboot, the libreboot project simply would not be possible.
|
||||
|
||||
|
@ -53,36 +73,28 @@ The people and companies that work on coreboot are numerous, and they make the
|
|||
libreboot project what it is. The libreboot project makes heavy use of coreboot, to
|
||||
provide hardware initialization.
|
||||
|
||||
### GRUB
|
||||
GRUB
|
||||
--------
|
||||
|
||||
GRUB is the bootloader used by libreboot. It goes without saying that the GRUB
|
||||
developers enable libreboot, through their work.
|
||||
|
||||
### SeaBIOS
|
||||
SeaBIOS
|
||||
-------
|
||||
|
||||
The libreboot firmware provides SeaBIOS as a payload option. SeaBIOS provides a
|
||||
legacy x86 BIOS implementation.
|
||||
|
||||
### U-Boot
|
||||
U-Boot
|
||||
------
|
||||
|
||||
Libreboot uses U-Boot as the coreboot payload on supported ARM Chromebooks.
|
||||
|
||||
### Flashprog
|
||||
|
||||
Libreboot uses Nico Huber's *flashprog* to provide flashing on all boards;
|
||||
without this code, you would not be able to install Libreboot in freedom,
|
||||
because other NOR flashing tools are typically proprietary (and not as good).
|
||||
|
||||
Contributors in alphabetical order
|
||||
------------------------------
|
||||
==================================
|
||||
|
||||
### Alexei Sorokin
|
||||
|
||||
Sent minor fixes to lbmk; improved sha512sum verification on images, config
|
||||
improvements e.g. hide MEI device where neutered ME is used. General
|
||||
improvements and tweaks.
|
||||
|
||||
### Alper Nebi Yasak
|
||||
Alper Nebi Yasak
|
||||
----------------
|
||||
|
||||
Contributed the build system integration and documentation for using
|
||||
U-Boot as payload, and initial Libreboot ports of some ARM Chromebooks
|
||||
|
@ -91,7 +103,8 @@ based on that.
|
|||
Alper also does upstream development on U-Boot, e.g. continued an almost
|
||||
complete port of the `gru-kevin` board and got it merged upstream.
|
||||
|
||||
### Alyssa Rosenzweig
|
||||
Alyssa Rosenzweig
|
||||
-----------------
|
||||
|
||||
Switched the website to use markdown in lieu of handwritten HTML and custom
|
||||
PHP. **Former libreboot project maintainer (sysadmin for libreboot.org).**
|
||||
|
@ -104,52 +117,18 @@ now been heavily modified and forked into a formal project, by Leah Rowe:
|
|||
Alyssa's original work on the static site generator that Libreboot used to use;
|
||||
the Libreboot website is now built with Untitled)
|
||||
|
||||
### Andrea Perotti
|
||||
|
||||
Sent several small fixes to Libreboot's dependencies scripts for Debian, Fedora
|
||||
and Ubuntu distros.
|
||||
|
||||
### Andrew Robbins
|
||||
Andrew Robbins
|
||||
--------------
|
||||
|
||||
Worked on large parts of Libreboot's old build system and related documentation.
|
||||
Andrew joined the Libreboot project as a full time developer during June 2017,
|
||||
until his departure in March 2021. Although the work was ultimately scrapped
|
||||
in 2021, in favour of Libreboot's
|
||||
current [lbmk design](docs/maintain/), he provided countless hours of work to
|
||||
the project over the years, helping users on IRC and generally being a very
|
||||
passionate Libreboot developer.
|
||||
|
||||
Andrew was working on a build system re-write
|
||||
that ultimately never reached a stable state, and he abandoned the project
|
||||
after his work was replaced, but the feeling of disgust that he had was not
|
||||
mutual.
|
||||
until his departure in March 2021.
|
||||
|
||||
I, Leah Rowe, am very grateful to Andrew Robbins for his numerous contributions
|
||||
over the years. Anyone who contributes to Libreboot is a hero. Look at the
|
||||
old Libreboot repository on [notabug](https://notabug.org/libreboot) to find
|
||||
his contributions.
|
||||
over the years.
|
||||
|
||||
### Angel Pons
|
||||
|
||||
Angel is a coreboot developer. Their contributions are numerous, in that and
|
||||
many other projects. Countless patches in coreboot from them have enabled
|
||||
Libreboot to be what it is.
|
||||
|
||||
The most noteworthy work by Angel, that Libreboot imported, is the native
|
||||
raminit (NRI) for Intel Haswell platform, which Libreboot was able to use
|
||||
for replacing the Intel MRC. Because of these patches, Libreboot is able to
|
||||
provide wholly free initialisation on that platform, in the BIOS region of
|
||||
the flash. For example, the ThinkPad T440p and OptiPlex 9020 ports boot in
|
||||
such a configuration, since these are Haswell machines.
|
||||
|
||||
Over 2000 commits in coreboot were written by Angel, as of January 2025. They
|
||||
are one of coreboot's most active developers.
|
||||
|
||||
### Arsen Arsenović
|
||||
|
||||
Added the config for ThinkPad T430 to Libreboot.
|
||||
|
||||
### Arthur Heymans
|
||||
Arthur Heymans
|
||||
--------------
|
||||
|
||||
Merged a patch from coreboot into libreboot, enabling C3 and C4 power
|
||||
states to work correctly on GM45 laptops. This was a long-standing issue
|
||||
|
@ -162,54 +141,8 @@ project. He still works on coreboot, to this day, and Libreboot greatly
|
|||
benefits from his work. His contributions to the coreboot project, and Libreboot,
|
||||
are invaluable.
|
||||
|
||||
### Ben Westover
|
||||
|
||||
Added info about internal flashing for Dell OptiPlex 9020, in the Libreboot
|
||||
documentation.
|
||||
|
||||
### Caleb La Grange
|
||||
|
||||
Caleb contributed heavily to the Libreboot build system, and even implemented
|
||||
the first version of
|
||||
Libreboot's [vendor inject script](docs/install/ivy_has_common.md), back when
|
||||
it was part of the erstwhile osboot project, which formally merged with
|
||||
Libreboot in November 2022.
|
||||
|
||||
Before Caleb came along, Libreboot didn't have any sort of structure in its
|
||||
package management. The current `include/git.sh` script in Libreboot, which
|
||||
uses a centralised set of configuration files, is ultimately derived from the
|
||||
work that Caleb did.
|
||||
|
||||
Caleb was the one who figured out how to auto-download and neuter the Intel ME
|
||||
on ThinkPad T440p, where previous osboot versions had used one that had to be
|
||||
extracted from a dump of the original firmware; the Heads project also made use
|
||||
of his work, in their project, to add the ThinkPad T440p, since their build
|
||||
system focuses a lot on reproducibility so they place an emphasis on auto
|
||||
downloading such files, to get the same version each time. Caleb's work in
|
||||
Libreboot was largely inspired by Heads, which did the same thing at that time
|
||||
on the ThinkPad X230. Libreboot's checksum-based design was also implemented
|
||||
by him; when inserting vendor files, checksums are verified on images, to
|
||||
ensure that they match what was built in the original release, for each given
|
||||
release.
|
||||
|
||||
Caleb worked heavily on the Libreboot documentation, vastly improving much of
|
||||
the installation instructions, and provided a lot of user support on IRC.
|
||||
|
||||
In general, Caleb heavily audited the entire project. The very nature of its
|
||||
design, now, is based directly on the work that he did, when looking at the
|
||||
design of the build system. The various Libreboot build system audits that
|
||||
started in 2023 were essentially turbo-charged versions of the same work he
|
||||
was doing.
|
||||
|
||||
Caleb has also been a good friend to me, Leah, and provided a lot of advice
|
||||
during the osboot merger. I avoided a lot of stupid mistakes because of his
|
||||
advice.
|
||||
|
||||
### Canberk TURAN
|
||||
|
||||
Added Turkish Q keyboard layout to Libreboot's GRUB payload.
|
||||
|
||||
### Damien Zammit
|
||||
Damien Zammit
|
||||
-------------
|
||||
|
||||
Maintains the Gigabyte GA-G41M-ES2L coreboot port, which is integrated
|
||||
in libreboot. Also works on other hardware for the benefit of the
|
||||
|
@ -219,11 +152,8 @@ Damien didn't work directly on Libreboot itself, but he worked heavily with
|
|||
Leah Rowe, integrating patches and new board ports into Libreboot, based on
|
||||
Damien's upstream work on coreboot.
|
||||
|
||||
### Daniil Prokofev
|
||||
|
||||
Translated several Libreboot website pages into the Russian language.
|
||||
|
||||
### Denis Carikli
|
||||
Denis Carikli
|
||||
-------------
|
||||
|
||||
Based on the work done by Peter Stuge, Vladimir Serbinenko and others in
|
||||
the coreboot project, got native graphics initialization to work on the
|
||||
|
@ -244,52 +174,8 @@ didn't work with ACPI based brightness controls. Others in coreboot later
|
|||
improved it, making ACPI-based backlight controls work properly, based on this
|
||||
earlier work.
|
||||
|
||||
Very cool guy!!!
|
||||
|
||||
### Eason aka ezntek
|
||||
|
||||
Sent a SOIC8 photo for Raspberry Pi Pico pinout, where previously only SOIC16
|
||||
info existed. Also added info about `thinkpad_acpi` Linux kernel module for
|
||||
ThinkPad T480.
|
||||
|
||||
I (Leah) worked with ezntek on some testing and he discovered several bugs
|
||||
on the ThinkPad T480, while Mate and I were working on it for Libreboot.
|
||||
|
||||
ezntek wrote this guide:
|
||||
<https://ezntek.com/posts/librebooting-the-thinkpad-t480-20241207t0933/>
|
||||
|
||||
This guide was written based on my and other people's help, on IRC, while we
|
||||
were in the process of adding the T480 to Libreboot. Several parts of this guide
|
||||
were in fact used to improve the Libreboot guide, such as the info about how
|
||||
to update the Lenovo UEFI firmware prior to Libreboot installation, by using
|
||||
USB boot media instead of needing to boot Windows.
|
||||
|
||||
Eason's guide also made number one on hacker news that day, and as a result,
|
||||
many more people learned about Libreboot, especially its support for T480,
|
||||
which helped to spread the news about the work.
|
||||
|
||||
Absolute legend. One of Libreboot's many great champions.
|
||||
|
||||
### E. Blåsten
|
||||
|
||||
Documented several quirks of the MacBook2,1 and ThinkPad X200T, such as
|
||||
swivel/rotation on X200T, and various alt keys on the MacBook to make it more
|
||||
usable with Linux, when used on Libreboot.
|
||||
|
||||
Also helped me (Leah) in a very fundamental way, in 2018. The help I got enabled
|
||||
me to be who I am today.
|
||||
|
||||
### Fedja Beader
|
||||
|
||||
Wrote several guides for Libreboot, including the original version of the
|
||||
GRUB hardening guide. Wrote the info about the Linux kernel panic/netconsole
|
||||
on Libreboot's FAQ.
|
||||
|
||||
Also sent some small fixes to Libreboot's GRUB configuration, enabling USB
|
||||
devices to boot more reliably. Also improved Libreboot's documentation
|
||||
pertaining to Full Disk Encryption.
|
||||
|
||||
### Ferass El Hafidi
|
||||
Ferass El Hafidi
|
||||
--------
|
||||
|
||||
Added cstate 3 support on macbook21, enabling higher battery life and cooler
|
||||
CPU temperatures on idle usage.
|
||||
|
@ -298,87 +184,109 @@ Also has a series of extensive improvements to the entire Libreboot system;
|
|||
for example, Ferass made the entire build system use POSIX `sh`, removing
|
||||
bashisms that previously plagued it.
|
||||
|
||||
Libreboot's original support for cross-compiling AArch64 coreboot was added
|
||||
by him. He also submitted a few bug fixes to the GRUB configuration used by
|
||||
Libreboot.
|
||||
|
||||
This is IRC nick `f_` on Libreboot IRC. Cool guy!
|
||||
|
||||
### hslick
|
||||
|
||||
Documented Arch Linux ARM installation on ARM64 U-Boot targets.
|
||||
|
||||
### Integral
|
||||
|
||||
Translated the Libreboot home page into Chinese language.
|
||||
|
||||
### Jason Lenz
|
||||
|
||||
Sent instructions for installing Debian Linux on ARM64-based chromebooks
|
||||
with Libreboot and Alper's U-Boot ARM64 payload.
|
||||
|
||||
### Jeroen Quint
|
||||
Jeroen Quint
|
||||
------------
|
||||
|
||||
Contributed several fixes to the libreboot documentation, relating to
|
||||
installing on Arch-based systems with full disk encryption on libreboot
|
||||
systems.
|
||||
|
||||
### John Doe
|
||||
Joshua Gay
|
||||
----------
|
||||
|
||||
This person never gave their name, but they sent two patches:
|
||||
Joshua is former FSF staff.
|
||||
|
||||
```
|
||||
* 676eb110c7f Perform the silentoldconfig step of seabios before full make
|
||||
* acc57bda6df scripts: process git versions when lbmk is a worktree or submodule
|
||||
```
|
||||
Joshua helped with the early founding of the Libreboot project, in his capacity
|
||||
(at that time) as the FSF's licensing and compliance manager. It was his job to
|
||||
review products sent into to the FSF for review; the FSF has a certification
|
||||
program called *Respects Your Freedom* (RYF) where the FSF will promote your
|
||||
company's products if it comes with all Free Software.
|
||||
|
||||
Every contribution is appreciated. Every contributor gets their own entry in
|
||||
the Libreboot Hall of Fame.
|
||||
I, Leah Rowe, was initially just selling ThinkPad X60 laptops with regular
|
||||
coreboot on them, and this included CPU microcode updates. At the time, I didn't
|
||||
think much of that. Joshua contacted me, in his capacity at the FSF, and asked
|
||||
if I would be interested in the FSF's RYF program; I was very surprised that the
|
||||
FSF would take me seriously, and I said yes. This is what started the early
|
||||
work on Libreboot. Joshua showed me all the problems my products had, and from
|
||||
that, the solution was clear:
|
||||
|
||||
### Joshua Gay
|
||||
Joshua used his media connections at the FSF to heavily promote my work, and
|
||||
on December 13th, 2013, the Libreboot project was born (but not called that).
|
||||
Joshua made sure that everyone knew what I was doing!
|
||||
|
||||
Joshua was in a position during 2014-2016 to help promote Libreboot in the
|
||||
media, in his capacity working for the employer he worked for at the time;
|
||||
I credit him specifically. Joshua was one of Libreboot's earliest supporters.
|
||||
A few months later, the name *Libreboot* was coined, and the domain name
|
||||
*libreboot.org* was registered. At that point, the Libreboot project (in early
|
||||
2014) was officially born. Once again, Joshua provided every bit of help he
|
||||
could, heavily promoting the project and he even wrote this article on the FSF
|
||||
website, announcing it:
|
||||
|
||||
He made sure everyone knew what I was doing, and he taught me a *lot* about
|
||||
licensing; many of Libreboot's practises today are still based on his lessons,
|
||||
such as the pitfalls of GPL compliance and how to really audit everything.
|
||||
<https://web.archive.org/web/20171222063358/https://www.fsf.org/blogs/licensing/replace-your-proprietary-bios-with-libreboot>
|
||||
|
||||
### Klemens Nanni
|
||||
Klemens Nanni
|
||||
-------------
|
||||
|
||||
Made many fixes and improvements to the GRUB configuration used in
|
||||
libreboot, and several tweaks to the build system.
|
||||
|
||||
### Linear Cannon
|
||||
Lisa Marie Maginnis
|
||||
-------------------
|
||||
|
||||
Added NetBSD support for `dell-flash-unlock`.
|
||||
Lisa is a former sysadmin at the Free Software Foundation. In the early days of
|
||||
the project, she provided Leah with a lot of technical advice. She initially
|
||||
created Libreboot IRC channel, when Leah did not know how to
|
||||
use IRC, and also handed +F founder status to Leah for the channel. As an FSF
|
||||
sysadmin, it was Lisa's job to maintain a lot of the infrastructure used by
|
||||
Libreboot; at the time, mailing lists on the Savannah website were used by
|
||||
the Libreboot project. When Paul Kocialkowski was a member of the project in
|
||||
2016, she helped him get help from the FSF; he was the leader of the Replicant
|
||||
project at the time, which had funding from the FSF, and the FSF authorized him
|
||||
to use some of that funding for his work on Libreboot, thanks to Lisa's
|
||||
encouragement while she worked at the FSF.
|
||||
|
||||
### Lisa Marie Maginnis
|
||||
Lisa also stepped in when Leah Rowe missed her LibrePlanet 2016 talk. Leah was
|
||||
scheduled to do a talk about Libreboot, but didn't show up in time. Lisa, along
|
||||
with Patrick McDermott (former Libreboot developer, who was present at that
|
||||
conference) did the talk in Leah's place. The talk was never recorded, but the
|
||||
Free Software Foundation has these photos of that talk on their LibrePlanet
|
||||
website (the woman with the blue hair is Lisa, and the long-haired dude with the
|
||||
moustache is Patrick):
|
||||
|
||||
Lisa was one of Libreboot's early contributors to Libreboot. She personally
|
||||
helped me set up a lot of the early infrastructure, including things like IRC,
|
||||
mailing list and so on. She provided a lot of technical guidance, while working
|
||||
in a sysadmin job for a certain free software organisation; she was both a
|
||||
mentor and a friend.
|
||||
<http://web.archive.org/web/20170319043913/https://media.libreplanet.org/u/libreplanet/m/session-02-c-mws-png-libreplanet-2016-sessions/>
|
||||
|
||||
She got me in touch with a lot of people, and at one point was instrumental in
|
||||
helping Paul Kocialkowski secure funding to work on the Veyron Speedy boards
|
||||
in Libreboot, e.g. ASUS Chromebook C201PA - at the time, this was using
|
||||
Google's own Depthcharge payload, which you can find in 2016 Libreboot
|
||||
releases.
|
||||
<http://web.archive.org/web/20170319043915/https://media.libreplanet.org/u/libreplanet/m/session-02-c-wide-png-libreplanet-2016-sessions/>
|
||||
|
||||
### Livio
|
||||
Fun fact: Patrick is also the lead developer of ProteanOS, an FSF-endorsed
|
||||
embedded OS project: <http://proteanos.com/> (uses BusyBox and Linux-libre)
|
||||
|
||||
Sent a small enhancement for GRUB, allowing the user to turn on or off several
|
||||
options at boot time, such as graphical options or spkmodem output, so that
|
||||
these features can be included on every image, and used flexibly.
|
||||
Leah Rowe ran *2* LibrePlanet workshops; one in 2015 and another in 2016, while
|
||||
visiting Boston, MA, USA on both occasions to attend these conferences. These
|
||||
workshops were for Libreboot installations. People came to both workshops, to
|
||||
have Libreboot installed onto their computers. As FSF sysadmin, at that time,
|
||||
Lisa provided all of the infrastructure and equipment used at those workshops.
|
||||
Without her help, those workshops would have not been possible.
|
||||
|
||||
Sent some small fixes to the QEMU target, fixing a bug in the SMBIOS info.
|
||||
When the ASUS KGPE-D16 mainboard (high-end server board) was ported to Libreboot,
|
||||
Leah, working with Timothy Pearson (the one who ported it), shared patches back
|
||||
and forth with Lisa around mid 2016, mostly raminit patches, to get the board
|
||||
running at the FSF offices. This work ultimately lead to a most wonderful
|
||||
achievement:
|
||||
|
||||
### Lorenzo Aloe
|
||||
The FSF and GNU websites now run on
|
||||
Librebooted ASUS KGPE-D16 based servers, on a fully free GNU+Linux distro. This
|
||||
means that the FSF now has full software freedom for their hosting infrastructure.
|
||||
|
||||
Provided hardware testing for the [Dell OptiPlex 9020](docs/install/dell9020.md),
|
||||
The FSF also provides access to this infrastructure for many other projects
|
||||
(besides GNU projects).
|
||||
|
||||
Lisa was a strong supporter of Libreboot in the very early days of the project,
|
||||
and her contributions were invaluable. I, Leah Rowe, owe her a debt of gratitude.
|
||||
|
||||
Lorenzo Aloe
|
||||
------------
|
||||
|
||||
Provided hardware testing for the [Dell OptiPlex 9020](docs/hardware/dell9020.md),
|
||||
also provided testing for proxmox with GPU passthrough on Dell Precision T1650,
|
||||
confirming near-native performance; with this, you can boot operating systems
|
||||
virtually natively, performance-wise, on a Libreboot system in cases where
|
||||
|
@ -386,116 +294,41 @@ that OS is not natively supported.
|
|||
|
||||
All round good guy, an honest and loyal fan.
|
||||
|
||||
### Luke T. Shumaker
|
||||
|
||||
Sent a patch to Libreboot, fixing vboot on 32-bit (i686) hosts; it previously
|
||||
only compiled on 64-bit x86 (amd64) machines.
|
||||
|
||||
### Marcus Moeller
|
||||
Marcus Moeller
|
||||
--------------
|
||||
|
||||
Made the libreboot logo.
|
||||
|
||||
### Mate Kukri
|
||||
|
||||
Mate Kukri is a *major* contributor to Libreboot, and several of the upstreams
|
||||
that it uses; he is a coreboot developer, and also contributes heavily to the
|
||||
GRUB bootloader project.
|
||||
|
||||
Off the top of my head, here are just a few of the contributions that he has
|
||||
made:
|
||||
|
||||
* Wrote several enhancements for `pico-serprog`, based on the original work
|
||||
done by [stacksmashing](https://github.com/stacksmashing), who also has
|
||||
this very interesting [youtube channel](https://www.youtube.com/channel/UC3S8vxwRfqLBdIhgRlDRVzw);
|
||||
Riku's work is heavily inspired by Mate's and stacksmashing's work.
|
||||
* Ported the Dell OptiPlex 9020 SFF and MT, and provided several fixes on it
|
||||
for the Libreboot project; several fixes that I (Leah) did were also based on
|
||||
advice that he gave me.
|
||||
* Wrote the [deguard](docs/install/deguard.md) utility for disabling Intel
|
||||
Boot Guard on MEv11; this is used for the Dell OptiPlex 3050 Micro
|
||||
and ThinkPad T480 ports.
|
||||
* Ported the Dell OptiPlex 3050 Micro and Lenovo ThinkPad T480/T480s to
|
||||
coreboot, directly providing Leah with advice when integrating these ports
|
||||
into Libreboot. This work included heavy amounts of reverse engineering
|
||||
Lenovo's EC firmware.
|
||||
* Ported the ASUS H610M-K D4 motherboard to coreboot, an Alderlake machine that
|
||||
Libreboot is interested in, for the release planned by April 2025; this
|
||||
bullet-point is being written on 5 January 2025 prior to its addition in
|
||||
Libreboot.
|
||||
* Wrote the NVMe driver that Libreboot uses in GRUB, based upon work done for
|
||||
the SeaBIOS project.
|
||||
|
||||
Mate Kukri is a hero to the Libreboot project. Without him, Libreboot would not
|
||||
be what it is today.
|
||||
|
||||
### Michael Reed
|
||||
|
||||
Wrote Libreboot's original OpenBSD installation guide.
|
||||
|
||||
Also sent fixes to the original static site generator that Alyssa wrote, upon
|
||||
which the Untitled Static Site Generator was later based.
|
||||
|
||||
### Michał Masłowski
|
||||
|
||||
Sent several fixes to Libreboot's early build system, back in the early days
|
||||
of the project. Also taught Leah how to use Git, because the very first revisions
|
||||
were released only as tarballs, without Git history; the first commits in
|
||||
the old repository were imports of those tarballs.
|
||||
|
||||
### Nicholas Chin
|
||||
Nicholas Chin
|
||||
-------------
|
||||
|
||||
[Ported Dell Latitude E6400 to Libreboot](news/e6400.md)
|
||||
and also [Dell Latitude E6430](docs/install/latitude.md) - author of
|
||||
and also [Dell Latitude E6430](hardware/e6430.md) - author of
|
||||
the `dell-flash-unlock` (formerly `e6400-flash-unlock`) utility, which
|
||||
can unlock the flash on these boards, allowing internal flashing of
|
||||
Libreboot directly from host OS running under the original Dell firmware.
|
||||
|
||||
Nicholas has ported many more Dell Latitude laptops to Libreboot, and he works
|
||||
heavily on the upstream coreboot project. In fact, *every* Dell Latitude
|
||||
board supported in Libreboot was done by him, at least as of 5 January 2025.
|
||||
|
||||
Nicholas has provided countless hours of user support on the Libreboot IRC
|
||||
channel and in those of projects which Libreboot uses, and submitted many
|
||||
fixes to Libreboot, both in terms of code and documentation.
|
||||
|
||||
He has advised me, Leah, on many occasions, teaching me things. Needless to
|
||||
say, he is one of Libreboot's champions.
|
||||
|
||||
Nicholas also contributes to coreboot heavily, to flashprog, and several
|
||||
other projects that Libreboot uses.
|
||||
|
||||
### 0xloem
|
||||
|
||||
Added info about LPC flashing on Libreboot's external flashing guide.
|
||||
|
||||
### Patrick "P. J." McDermott
|
||||
Patrick "P. J." McDermott
|
||||
---------------------------
|
||||
|
||||
Patrick also did a lot of research and wrote the libreboot FAQ section
|
||||
relating to the [Intel Management Engine](../faq.md#intelme), in addition
|
||||
to making several improvements to the build system in libreboot. **Former
|
||||
libreboot project maintainer.**
|
||||
|
||||
### Patrick Rudolph
|
||||
In 2016, Leah Rowe ran a Libreboot installation workshop at the FSF's
|
||||
LibrePlanet conference. Working alongside Leah, Patrick helped run the workshop
|
||||
and assisted with installing Libreboot onto people's machines.
|
||||
|
||||
Coreboot developer. Also wrote the xHCI GRUB driver, that Libreboot uses;
|
||||
without it, several ports in Libreboot would not be feasible, unless they
|
||||
excluded GRUB as a payload, because several newer Intel platforms no longer
|
||||
have (or configure) EHCI controllers. Upstream GRUB currently has no xHCI
|
||||
driver, but Patrick sent patches in 2020 that Libreboot later re-based,
|
||||
on top of GRUB 2.12.
|
||||
|
||||
### Paul Kocialkowski
|
||||
Paul Kocialkowski
|
||||
-----------------
|
||||
|
||||
Ported the ARM (Rockchip RK3288 SoC) based *Chromebook* laptops to
|
||||
libreboot. Also one of the main [Replicant](http://www.replicant.us/)
|
||||
developers.
|
||||
|
||||
He was also responsible for the original re-write of the Libreboot build
|
||||
system, upon which Libreboot's effort from 2017-2021 was based; ultimately,
|
||||
this work never became stable and the work was scrapped in 2021, in favour of
|
||||
the current Libreboot build system design, named lbmk.
|
||||
|
||||
### Paul Menzel
|
||||
Paul Menzel
|
||||
-----------
|
||||
|
||||
Investigated and fixed a bug in coreboot on the ThinkPad X60/T60 exposed
|
||||
by Linux kernel 3.12 and up, which caused 3D acceleration to stop
|
||||
|
@ -508,17 +341,15 @@ Paul worked with Libreboot on
|
|||
this, sending patches to test periodically until the bug was fixed
|
||||
in coreboot, and then helped her integrate the fix in libreboot.
|
||||
|
||||
### Peaksol
|
||||
|
||||
Translated several pages, including the SPI flashing guide, into Chinese
|
||||
language.
|
||||
|
||||
### Peter Stuge
|
||||
Peter Stuge
|
||||
-----------
|
||||
|
||||
Helped write the [FAQ section about DMA](../faq.md#hddssd-firmware), and provided
|
||||
general advice in the early days of the project. Peter was a coreboot developer
|
||||
in those days, and a major developer in the *libusb* project (which flashprog
|
||||
in those days, and a major developer in the *libusb* project (which flashrom
|
||||
makes heavy use of).
|
||||
NOTE: Libreboot standardises on [flashprog](https://flashprog.org/wiki/Flashprog)
|
||||
now, as of 27 January 2024.
|
||||
|
||||
Peter also wrote the *bucts* utility used to set Backup Control (BUC) Top Swap
|
||||
(TS) bit on i945 laptops such as ThinkPad X60/T60, which is useful for a
|
||||
|
@ -531,72 +362,16 @@ bucts before flashing the ROM again, to flash the main bootblock. Libreboot
|
|||
hosts a copy of his work, because his website hosting bucts is no longer
|
||||
responsive.
|
||||
|
||||
### Riku Viitanen
|
||||
Riku Viitanen
|
||||
-------------
|
||||
|
||||
Added support for HP Elite 8200 SFF desktop PC to Libreboot. You can read
|
||||
about this in the hardware page:
|
||||
|
||||
[HP Elite 8200 SFF](docs/install/hp8200sff.md)
|
||||
[HP Elite 8200 SFF](docs/hardware/hp8200sff.md)
|
||||
|
||||
Riku also ported the HP Elite 8300 USDT.
|
||||
|
||||
Riku implemented MXM support as an INT15h handler in SeaBIOS, and wrote
|
||||
some tooling for it, which enables the HP EliteBook 8560w port to work reliably
|
||||
in Libreboot.
|
||||
|
||||
Riku also added the HP Folio 9470m to Libreboot.
|
||||
|
||||
Riku is also in charge of Libreboot's fork of `pico-serprog`, which is used
|
||||
to provide serprog firmware on Raspberry Pi Pico devices. These devices can
|
||||
be used to set up a cheap but reliable NOR flasher, which is now the default
|
||||
recommended one for flashing Libreboot externally. Riku's fork contains several
|
||||
enhancements, such as a higher default drive level of 12mA and the ability to
|
||||
control multiple chip select pins, useful for flashing dual-chip Intel boards.
|
||||
|
||||
Riku has submitted numerous bug fixes to many boards, and generally sent many
|
||||
improvements for the build system and also the Libreboot documentation. He
|
||||
also added the HP EliteBook 2560p to Libreboot.
|
||||
|
||||
Riku also contributes to coreboot and flashprog, and several other projects
|
||||
that Libreboot uses.
|
||||
|
||||
### samuraikid
|
||||
|
||||
Added Portuguese keyboard layout to Libreboot's GRUB payload.
|
||||
|
||||
### semigel
|
||||
|
||||
Added BTRFS subvolume support to Libreboot's GRUB configuration, for auto-booting
|
||||
various Linux distros.
|
||||
|
||||
### Simon Glass
|
||||
|
||||
Simon Glass is principally responsible for the x86 U-Boot payload that Libreboot
|
||||
now uses as a coreboot payload. Simon provided Leah with several critical patches
|
||||
and advised Leah on several aspects of U-Boot's design, that helped a lot
|
||||
when integrating it.
|
||||
|
||||
Without him, Libreboot would not have a functioning U-Boot implementation on
|
||||
x86.
|
||||
|
||||
### Snooze Function
|
||||
|
||||
Translated several pages on the Libreboot documentation into the German
|
||||
language.
|
||||
|
||||
### StackSmashing
|
||||
|
||||
Author of the original [pico-serprog](https://github.com/stacksmashing/pico-serprog)
|
||||
project, upon which Libreboot's fork (maintained by Riku Viitanen) is based.
|
||||
|
||||
StackSmashing didn't do this specifically for Libreboot, but their work is
|
||||
outstanding, so their name is honoured here.
|
||||
|
||||
StackSmashing also has a [YouTube channel](https://www.youtube.com/channel/UC3S8vxwRfqLBdIhgRlDRVzw)
|
||||
with a lot of really cool videos on it about all things electronics, and hacking
|
||||
of electronics. Check it out!
|
||||
|
||||
### Steve Shenton
|
||||
Steve Shenton
|
||||
-------------
|
||||
|
||||
Steve did the early reverse engineering work on the Intel Flash Descriptor used
|
||||
by ICH9M machines such as ThinkPad X200. He created a C struct defining (using
|
||||
|
@ -631,21 +406,23 @@ engineered the layout of the Intel GbE NVM (non-volatile memory) region in the
|
|||
boot flash. This region defines configuration options for the onboard Intel
|
||||
GbE NIC, if present.
|
||||
|
||||
Based on this, I was able to take Steve's initial proof of concept
|
||||
and work with him extensively to write
|
||||
Based on this, I was able to take Steve's initial proof of concept and write
|
||||
the `ich9gen` utility, which generates an Intel Flash Descriptor and GbE NVM
|
||||
region, from scratch, without an Intel ME region defined,
|
||||
without needing a dump of the original Lenovo BIOS firmware.
|
||||
Libreboot used to use `ich9gen` to provide ROM images for GM45+ICH9M
|
||||
region, from scratch, without an Intel ME region defined. It is this tool,
|
||||
the `ich9gen` tool, that Libreboot uses to provide ROM images for GM45+ICH9M
|
||||
platforms (such as ThinkPad X200/T400/T500/W500), with a fully functional
|
||||
descriptor and functional Gigabit Ethernet, but *without* needing Intel
|
||||
Management Engine (ME) firmware, thus making those machines *libre* (the ME
|
||||
is fully disabled, when you use a descriptor+gbe image generated by `ich9gen`).
|
||||
Note that `ich9gen` is now obsolete as the Flash Descriptor and NVM region
|
||||
are generated pre-assembled, and `nvmutil` is used to change MAC addresses
|
||||
instead.
|
||||
|
||||
### Swift Geek
|
||||
With *my* `ich9gen` tool (Steve's tool was called `ich9deblob`), you didn't
|
||||
need a dump of the original Lenovo BIOS firmware anymore! I could not have
|
||||
written this tool, without Steve's initial proof of concept. I worked with him,
|
||||
extensively, for many months. All GM45+ICH9M support (X200, T400, etc) in
|
||||
Libreboot is made possible because of the work he did, back in 2014.
|
||||
|
||||
Swift Geek
|
||||
----------
|
||||
|
||||
Contributed a patch for ich9gen to generate 16MiB descriptors.
|
||||
|
||||
|
@ -662,17 +439,14 @@ lot about hardware. Swift Geek also did some upstream development on GRUB.
|
|||
Swift Geek has provided technical advice on numerous occasions, to Leah Rowe,
|
||||
and helped her to improve her soldering skills in addition to teaching her
|
||||
some repair skills, to the point where she can now repair most faults on
|
||||
ThinkPad motherboards (while looking at the schematics and boardview).
|
||||
ThinkPad mainboards (while looking at the schematics and boardview).
|
||||
|
||||
Swiftgeek left the project in March 2021. I, Leah Rowe, wish him all the best
|
||||
in his endeavours, and I'm very grateful to his numerous contributions over the
|
||||
years.
|
||||
|
||||
### Timothee Benedet
|
||||
|
||||
Translated several Libreboot website pages into the French language.
|
||||
|
||||
### Timothy Pearson
|
||||
Timothy Pearson
|
||||
---------------
|
||||
|
||||
Ported the ASUS KGPE-D16 board to coreboot for the company Raptor
|
||||
Engineering of which Timothy is the CEO.
|
||||
|
@ -683,7 +457,8 @@ contact details are on the raptor site.
|
|||
**D16 support was removed on 19 November 2022. You can still use older
|
||||
revisions of Libreboot, and older release versions.**
|
||||
|
||||
### Vladimir Serbinenko
|
||||
Vladimir Serbinenko
|
||||
-------------------
|
||||
|
||||
Ported many of the thinkpads supported in libreboot, to coreboot, and
|
||||
made many fixes in coreboot which benefited the libreboot project.
|
||||
|
@ -693,13 +468,3 @@ Intel platforms in Libreboot, when flashing it (now rewritten
|
|||
by others in Ada, for libgfxinit in coreboot, but originally it was written in
|
||||
C and included directly in coreboot; libgfxinit is a 3rdparty submodule of
|
||||
coreboot).
|
||||
|
||||
### Vladislav Shapovalov
|
||||
|
||||
Translated several pages of the Libreboot website into Ukranian language.
|
||||
|
||||
-------------------------------------------------------------------------------
|
||||
|
||||
**Did we forget your name?**
|
||||
|
||||
**If so, and you would like to be listed here, please contact the Libreboot project.**
|
||||
|
|
467
site/contrib.uk.md
Normal file
467
site/contrib.uk.md
Normal file
|
@ -0,0 +1,467 @@
|
|||
---
|
||||
title: Учасники проекту
|
||||
x-toc-enable: true
|
||||
...
|
||||
|
||||
У цьому списку не обов'язково вказується, хто зараз працює над проектом,
|
||||
але в ньому вказано людей, які зробили значний внесок у проект.
|
||||
|
||||
Якщо ми забули вас тут згадати, повідомте нам, і ми вас додамо. (або якщо
|
||||
ви не хочете, щоб вас згадували, повідомте нас, і ми видалимо ваш
|
||||
запис)
|
||||
|
||||
Інформацію про те, хто працює над libreboot і як працює проект, можна
|
||||
знайти на цій сторінці: [who.md](who.md)
|
||||
|
||||
Ви можете дізнатися історію проекту libreboot, просто прочитавши цю сторінку.
|
||||
Тут докладно розповідається про всі основні внески в проект і
|
||||
загалом про те, як створювався проект (і хто допоміг його створити).
|
||||
|
||||
Лія Роу
|
||||
---------
|
||||
|
||||
**Засновник проекту Libreboot, а зараз провідний розробник** Лія
|
||||
працює над усіма аспектами libreboot, такими як:
|
||||
|
||||
* Загальне керівництво. Лія обробляє всі зовнішні внески до libreboot,
|
||||
переглядає пул реквести, має справу із звітами про помилки, делегує завдання, коли це необхідно
|
||||
або бажано. Лія контролює серверну інфраструктуру libreboot.org, розміщену
|
||||
в її лабораторії.
|
||||
* Лія має останнє слово щодо всіх рішень, беручи внесок через обговорення з
|
||||
представниками громадськості, переважно на IRC. Лія контролює випуски libreboot
|
||||
і загалом підтримує проект. Без Лії не було би Libreboot!
|
||||
* Система збірки (lbmk, скорочення від libreboot Make). Це автоматизована
|
||||
система збирання, яка лежить в серці libreboot; він завантажує, патчить, налаштовує
|
||||
та компілює відповідні компоненти, такі як coreboot, GRUB, і генерує образи ROM
|
||||
libreboot, які ви можете знайти в архівах випусків.
|
||||
* Апстрім робота над coreboot, коли необхідно (та іншими проектами, які libreboot
|
||||
використовує). Це також означає роботу з людьми поза межами проекту libreboot,
|
||||
щоб об'єднати виправлення (між іншим) в апстрім проектах,
|
||||
які libreboot використовує
|
||||
* Надання підтримки користувачів на IRC
|
||||
|
||||
Калеб Ла Гранж
|
||||
---------------
|
||||
|
||||
**Вторинний розробник, номер два для Лії.** Калеб - розробник libreboot на повний робочий день
|
||||
з вузьким фокусом. Калеб зосереджується на кількох напрямках розвитку:
|
||||
|
||||
* Система побудови. Калеб відповідає за вдосконалення та виправлення системи побудови libreboot Make.
|
||||
Зокрема, управління бінарними блобами, автоматизація та відтворюваність.
|
||||
* Апаратна модифікація. Калеб має пристрасть до переробки апаратного забезпечення; паяння,
|
||||
розпаювання, та тестування libreboot на отриманому обладнанні.
|
||||
* Перенесення плати. Все, що підтримується в Coreboot, можна перенести на libreboot, Калеб
|
||||
перевірить і перенесе будь-яку плату, до якої зможе потрапити. Крім того, будь-хто може
|
||||
зв'язатись з Калебом, щоб створити образи libreboot для тестування на своїй платі.
|
||||
* Документація. Калеб активно веде документацію щодо зазначених вище сфер
|
||||
інтересу. Додатково, Калеб відповідає за посібники з розбирання з власними
|
||||
малюнками та діаграмами для кількох плат.
|
||||
* Підтримка користувачів. Калеб активний в irc і готовий допомогти будь-якому користувачеві, який зацікавлений в
|
||||
використанні libreboot або потребує допомоги.
|
||||
* Цілі проекту. Калеб співпрацює з Лією над визначенням цілей проекту.
|
||||
Лія має останнє слово в кожному рішенні.
|
||||
|
||||
Зовнішні проекти
|
||||
================
|
||||
|
||||
Проект Coreboot
|
||||
----------------
|
||||
|
||||
Без coreboot проект libreboot був би просто неможливий.
|
||||
|
||||
Людей і компаній, які працюють над coreboot, багато, і вони роблять
|
||||
проект libreboot таким, яким він є. Проект libreboot активно використовує coreboot
|
||||
для ініціалізації обладнання.
|
||||
|
||||
GRUB
|
||||
--------
|
||||
|
||||
GRUB - це завантажувач, який використовується libreboot. Само собою зрозуміло, що
|
||||
розробники GRUB стимулюють libreboot своєю роботою.
|
||||
|
||||
SeaBIOS
|
||||
-------
|
||||
|
||||
Прошивка libreboot надає SeaBIOS як опцію корисного навантаження. SeaBIOS забезпечує
|
||||
застарілу реалізацію BIOS x86.
|
||||
|
||||
U-Boot
|
||||
------
|
||||
|
||||
Libreboot використовує U-Boot як корисне навантаження coreboot на ноутбуках
|
||||
ARM Chromebook з підтримкою coreboot.
|
||||
|
||||
Внески в алфавітному порядку
|
||||
============================
|
||||
|
||||
Алісса Розенцвейг
|
||||
-----------------
|
||||
|
||||
Переключила веб-сайт на використання розмітки замість рукописного HTML та користувацького
|
||||
PHP. **Колишній супроводжувач проекту libreboot (системний адміністратор libreboot.org).**
|
||||
|
||||
Алісса написала оригінальний генератор статичних сайтів (скрипти `sh`, що перетворюють
|
||||
markdown в html, через pandoc) для libreboot.org. Цей генератор статичних сайтів
|
||||
був значно змінений і відгалужений Лією Роу у формальний проект:
|
||||
|
||||
<https://untitled.vimuser.org/> (untitled - це робота Лії, а не Алісси, але вона базується на
|
||||
оригінальній роботі Аліси над генератором статичних сайтів, який раніше використовував Libreboot;
|
||||
веб-сайт Libreboot тепер створено за допомогою Untitled)
|
||||
|
||||
Альпер Небі Ясак
|
||||
----------------
|
||||
|
||||
Надав інтеграцію системи збірки та документацію для використання
|
||||
U-Boot в якості корисного навантаження, та початкові порти Libreboot деяких ARM Chromebook
|
||||
виходячи з того.
|
||||
|
||||
Альпер також займається розробкою на U-Boot, напр. продовжив майже завершений
|
||||
порт плати `gru-kevin` і об'єднав його з апстрімом.
|
||||
|
||||
Артур Хейманс
|
||||
--------------
|
||||
|
||||
Об'єднав патч із coreboot у libreboot, дозволяючи режимам живлення C3 та C4
|
||||
правильно працювати на ноутбуках GM45. Це була давня проблема до внеску
|
||||
Артура. Артур також виправив розмір відеопам'яті на i945 на системах
|
||||
GM45, що дозволило максимально розподілити VRAM для вбудованих графічних процесорів
|
||||
у цих системах, ще одна давня проблема в libreboot.
|
||||
|
||||
Артур також працював над системою збірки Libreboot, коли він був учасником
|
||||
проекту. Він досі працює над coreboot, і Libreboot отримує велику
|
||||
користь від його роботи. Його внесок у проект coreboot і Libreboot
|
||||
неоціненний.
|
||||
|
||||
Володимир Сербіненко
|
||||
-------------------
|
||||
|
||||
Перенес багато thinkpad, які підтримуються в libreboot, на coreboot, а
|
||||
також зробив багато виправлень у coreboot, які принесли користь проекту libreboot.
|
||||
|
||||
Володимир написав багато вихідного коду ініціалізації відео, який використовується різними
|
||||
платформами Intel у Libreboot, під час прошивки (зараз переписаний
|
||||
іншими в Ada, для libgfxinit в coreboot, але спочатку він був написаний на
|
||||
C і включений безпосередньо в coreboot; libgfxinit є субмодуль третьої сторони).
|
||||
|
||||
Демієн Замміт
|
||||
-------------
|
||||
|
||||
Підтримує порт coreboot Gigabyte GA-G41M-ES2L, інтегрований у
|
||||
libreboot. Також працює над іншим апаратним забезпеченням на користь
|
||||
проекту libreboot.
|
||||
|
||||
Демієн не працював безпосередньо над самим Libreboot, але він багато працював з
|
||||
Лією Роу, інтегруючи патчі та нові порти плати в Libreboot на основі
|
||||
попередньої роботи Демієна над coreboot.
|
||||
|
||||
Денис Каріклі
|
||||
-------------
|
||||
|
||||
На основі роботи, виконаної Пітером Стюджем, Володимиром Сербіненко та іншими
|
||||
в проекті coreboot, вдалось налагодити нативну ініціалізацію графіки для роботи
|
||||
на ThinkPad X60, що дозволяє підтримувати її в libreboot. Денис дав
|
||||
багато порад і допоміг створити проект libreboot.
|
||||
|
||||
Денис був наставником Лії Роу в ранні дні, коли вона заснувала проект
|
||||
Libreboot. Багато прийнятих рішень, особливо щодо системи збірки
|
||||
Libreboot (lbmk), були натхненні розмовами з Денисом.
|
||||
|
||||
Денис навчив Лію про регістри, які використовуються графічним процесором Intel для керування підсвічуванням.
|
||||
В ранні дні, ноутбуки ThinkPad X60 та T60 в Libreboot не мали працюючого
|
||||
контроля підсвічуванням, тому яскравість завжди була 100%. За допомогою Дениса,
|
||||
Лія змогла налаштувати керування підсвічуванням шляхом зворотньої розробки
|
||||
правильних значень для запису в ці регістри. На основі цього в coreboot
|
||||
було написано просте виправлення; однак виправлення перезаписувало безпосередньо регістр
|
||||
і не працювало з елементами керування яскравістю на основі ACPI. Інші в coreboot
|
||||
пізніше вдосконалили його, змусивши елементи керування підсвічуванням на основі ACPI працювати належним чином, на основі цієї
|
||||
попередньої роботи.
|
||||
|
||||
Джерун Квінт
|
||||
------------
|
||||
|
||||
Додав кілька виправлень до документації libreboot, пов'язаної зі
|
||||
встановленням Arch з повним дисковим шифруванням у системах libreboot.
|
||||
|
||||
Джошуа Гей
|
||||
----------
|
||||
|
||||
Джошуа колишній співробітник FSF.
|
||||
|
||||
Джошуа допоміг із раннім заснуванням проекту Libreboot, будучи
|
||||
(на той час) менеджером з ліцензування та відповідності FSF. Його роботою було
|
||||
переглядати продукти, надіслані до FSF для перевірки; FSF має програму
|
||||
сертифікації, під назвою *Поважає Вашу Свободу* (Respects Your Freedom), за якою FSF рекламуватиме
|
||||
продукти вашої компанії, якщо вони постачаються з усім вільним програмним
|
||||
забезпеченням.
|
||||
|
||||
Я, Лія Роу, спочатку просто продавала ноутбуки ThinkPad X60 із звичайним
|
||||
coreboot, і це включало оновлення мікрокоду ЦП. У той час
|
||||
я не дуже про це думала. Джошуа зв'язався зі мною, в своїх повноваженнях FSF, і спитав,
|
||||
чи зацікавить мене програма RYF FSF; Я була дуже здивована, що FSF
|
||||
сприйме мене серйозно, і я сказала так. Саме з цього почалася рання робота
|
||||
над Libreboot. Джошуа показав мені всі проблеми з моїми продуктами, і з
|
||||
цього, рішення було очевидним:
|
||||
|
||||
Необхідно, щоб існував проект із повністю вільною версією coreboot без будь-яких
|
||||
бінарних блобів. У той час (і це актуально й сьогодні) coreboot не був
|
||||
повністю вільним програмним забезпеченням і за замовчуванням постачався з двійковими блобами. Зокрема,
|
||||
оновлення мікрокоду ЦП включено за замовчуванням на всіх машинах x86. Працюючи
|
||||
з Джошуа, я створила повністю вільну версію coreboot.
|
||||
Спочатку він не називався Libreboot, і робота була призначена виключно для моєї
|
||||
компанії (на той час вона називалася Gluglug), яку просувала FSF.
|
||||
|
||||
Джошуа використовував свої медійні зв'язки в FSF, щоб активно рекламувати мою роботу, і
|
||||
13 грудня 2013 року народився проект Libreboot (але не названий так).
|
||||
Джошуа переконався, щоб всі знали, що я роблю!
|
||||
|
||||
Через кілька місяців було створено назву *Libreboot* і зареєстровано доменне ім'я
|
||||
*libreboot.org*. У цей момент офіційно народився проект Libreboot (на початку
|
||||
2014 року). Знову Джошуа надав всю можливу допомогу,
|
||||
активно просуваючи проект, і навіть написав цю статтю на веб-сайті FSF
|
||||
оголосивши про це:
|
||||
|
||||
<https://web.archive.org/web/20171222063358/https://www.fsf.org/blogs/licensing/replace-your-proprietary-bios-with-libreboot>
|
||||
|
||||
Ендрю Роббінс
|
||||
--------------
|
||||
|
||||
Працював над великими частинами старої системи збірки Libreboot і пов'язаною документацією.
|
||||
Ендрю приєднався до проекту Libreboot як штатний розробник у червні 2017,
|
||||
до моменту свого відходу в березні 2021 року.
|
||||
|
||||
Я, Лія Роу, дуже вдячна Ендрю Роббінсу за його численні внески
|
||||
протягом багатьох років.
|
||||
|
||||
Клеменс Нанні
|
||||
-------------
|
||||
|
||||
Внесено багато виправлень і покращень у конфігурацію GRUB, яка використовується в
|
||||
libreboot, а також кілька змін у системі збірки.
|
||||
|
||||
Ліза Марі Магінніс
|
||||
-------------------
|
||||
|
||||
Ліза - колишній системний адміністратор Free Software Foundation. На перших днях
|
||||
проекту вона давала Лії багато технічних порад. Спочатку вона створила
|
||||
IRC-канал Libreboot, коли Лія не знала, як користуватися
|
||||
IRC, а також передала +F статус засновника для каналу. Як системний
|
||||
адміністратор FSF, роботою Лізи було підтримувати велику частину інфраструктури,
|
||||
яку використовує Libreboot; на той час списки розсилки на веб-сайті Savannah
|
||||
використовувалися проектом Libreboot. Коли Пол Коціалковскі був
|
||||
учасником проекту в 2016 році, вона допомогла йому отримати допомогу від FSF; на той час він був
|
||||
керівником проекту Replicant, який фінансував FSF, і FSF дозволив
|
||||
йому використати частину цього фінансування для його роботи над Libreboot, завдяки Лізи
|
||||
підтримці, коли вона працювала у FSF.
|
||||
|
||||
Ліза також втрутилася, коли Лія Роу пропустила виступ на LibrePlanet 2016. Лія мала
|
||||
виступити з доповіддю про Libreboot, але не з'явилася вчасно. Ліза разом
|
||||
із Патріком Макдермоттом (колишнім розробником Libreboot, який був присутній
|
||||
на тій конференції) виступили замість Лії. Розмова ніколи не була записана, але
|
||||
Фонд вільного програмного забезпечення має ці фотографії цієї розмови на веб-сайті LibrePlanet
|
||||
(жінка з блакитним волоссям - Ліза, а довговолосий хлопець із вусами -
|
||||
Патрік):
|
||||
|
||||
<http://web.archive.org/web/20170319043913/https://media.libreplanet.org/u/libreplanet/m/session-02-c-mws-png-libreplanet-2016-sessions/>
|
||||
|
||||
<http://web.archive.org/web/20170319043915/https://media.libreplanet.org/u/libreplanet/m/session-02-c-wide-png-libreplanet-2016-sessions/>
|
||||
|
||||
Цікавий факт: Патрік також є провідним розробником ProteanOS, проекту вбудованої
|
||||
ОС, схваленого FSF: <http://proteanos.com/> (використовує BusyBox і Linux-libre)
|
||||
|
||||
Лія Роу провела *2* семінари LibrePlanet; один у 2015 році та інший у 2016 році,
|
||||
відвідуючи Бостон, Массачусетс, США в обох випадках для участі в цих конференціях. Ці
|
||||
семінари стосувалися встановлення Libreboot. Люди приходили на обидва семінари, щоб
|
||||
встановити Libreboot на свої комп'ютери. Як системний адміністратор FSF, на той час,
|
||||
Ліза забезпечила всю інфраструктуру та обладнання, яке використовувалося на цих семінарах.
|
||||
Без її допомоги ці майстер-класи були б неможливими.
|
||||
|
||||
Коли материнська плата ASUS KGPE-D16 (серверна плата високого класу) була перенесена на Libreboot,
|
||||
Лія, працюючи з Тімоті Пірсоном (той, хто її переніс),
|
||||
приблизно в середині 2016 року поділилася з Лізою виправленнями, в основному виправленнями raminit, щоб отримати плату, яка працює в офісах FSF. Ця робота
|
||||
зрештою призвела до чудового досягнення:
|
||||
|
||||
Веб-сайти FSF і GNU тепер працюють на, з встановленим Libreboot,
|
||||
заснованих на ASUS KGPE-D16 серверах, на повністю вільному GNU+Linux дистрибутиві. Це
|
||||
означає, що FSF тепер має повну свободу програмного забезпечення для своєї
|
||||
інфраструктури хостингу.
|
||||
|
||||
FSF також надає доступ до цієї інфраструктури для багатьох інших проектів
|
||||
(крім проектів GNU).
|
||||
|
||||
Ліза була сильною прихильницею Libreboot на перших днях проекту,
|
||||
і її внесок був неоціненним. Я, Лія Роу, у боргу перед нею.
|
||||
|
||||
Lorenzo Aloe
|
||||
------------
|
||||
|
||||
Provided hardware testing for the [Dell OptiPlex 9020](docs/hardware/dell9020.md),
|
||||
also provided testing for proxmox with GPU passthrough on Dell Precision T1650,
|
||||
confirming near-native performance; with this, you can boot operating systems
|
||||
virtually natively, performance-wise, on a Libreboot system in cases where
|
||||
that OS is not natively supported.
|
||||
|
||||
All round good guy, an honest and loyal fan.
|
||||
|
||||
Маркус Мьоллер
|
||||
--------------
|
||||
|
||||
Зробив логотип libreboot.
|
||||
|
||||
Nicholas Chin
|
||||
-------------
|
||||
|
||||
[Ported Dell Latitude E6400 to Libreboot](news/e6400.md).
|
||||
|
||||
Патрік "П. Дж." Макдермотт
|
||||
---------------------------
|
||||
|
||||
Патрік також провів багато досліджень і написав розділ поширених запитань libreboot,
|
||||
пов'язаний із [Intel Management Engine](../faq.md#intelme), а також зробив кілька покращень у
|
||||
системі збірки libreboot. **Колишній супроводжувач проекту
|
||||
libreboot.**
|
||||
|
||||
У 2016 році Лія Роу провела семінар зі встановлення Libreboot на конференції FSF
|
||||
LibrePlanet. Працюючи разом з Лією, Патрік допомагав вести семінар
|
||||
та допомагав установлювати Libreboot на комп'ютери людей.
|
||||
|
||||
Пітер Стюдж
|
||||
-----------
|
||||
|
||||
Допоміг написати [розділ поширених запитань про DMA](../faq.md#hddssd-firmware), та надав
|
||||
загальні поради на перших днях проекту. У той час Пітер був розробником coreboot
|
||||
і головним розробником проекту *libusb* (який flashrom
|
||||
активно використовує).
|
||||
NOTE: Libreboot standardises on [flashprog](https://flashprog.org/wiki/Flashprog)
|
||||
now, as of 27 January 2024.
|
||||
|
||||
Пітер також написав утиліту *bucts*, яка використовується для встановлення біта Top Swap
|
||||
(TS) для керування резервним копіюванням (BUC) на ноутбуках i945, таких як ThinkPad X60/T60, яка є корисною для
|
||||
обхідного шляху для прошивки Libreboot без використання зовнішнього обладнання; на цій машині,
|
||||
з Lenovo BIOS, можна перепрошити все, крім головного завантажувального
|
||||
блоку, але платформи Intel мають 2 завантажувальні блоки, і ви вказуєте, який із них
|
||||
використовувати, встановленням біта TS. Потім ви завантажуєтеся лише з одним прошитим завантажувальним блоком
|
||||
(завантажувальним блоком проекту coreboot на цій машині), а потім скидаєте
|
||||
bucts перед повторною прошивкою ROM, щоб прошити основний завантажувальний блок. Libreboot
|
||||
розміщує копію його роботи, оскільки його веб-сайт, на якому розміщено bucts,
|
||||
більше не відповідає.
|
||||
|
||||
Пол Коціалковський
|
||||
-----------------
|
||||
|
||||
Переніс ноутбуки Chromebook на основі ARM (Rockchip RK3288 SoC) до
|
||||
libreboot. Також один із головних розробників [Replicant](http://www.replicant.us/).
|
||||
|
||||
Пол Менцель
|
||||
-----------
|
||||
|
||||
Дослідив та виправив помилку в coreboot на ThinkPad X60/T60, яку виявляло
|
||||
ядро Linux 3.12 і новіших версій, через яку прискорення 3D не
|
||||
працювало, а відео загалом ставало нестабільним. Проблема полягала в тому, що
|
||||
coreboot під час ініціалізації відеочіпсета Intel, відображав *GTT Stolen Memory* в
|
||||
не тому місці, оскільки код базувався на коді ядра, а в ядрі Linux
|
||||
була така сама помилка. Коли Linux це виправив, він виявив ту саму помилку в coreboot.
|
||||
|
||||
Пол працював над цим із Libreboot,
|
||||
періодично надсилаючи патчі для тестування, доки помилку не було виправлено
|
||||
в coreboot, а потім допоміг ій інтегрувати виправлення в libreboot.
|
||||
|
||||
Riku Viitanen
|
||||
-------------
|
||||
|
||||
Added support for HP Elite 8200 SFF desktop PC to Libreboot. You can read
|
||||
about this in the hardware page:
|
||||
|
||||
[HP Elite 8200 SFF](docs/hardware/hp8200sff.md)
|
||||
|
||||
Стів Шентон
|
||||
-------------
|
||||
|
||||
Стів виконав першу роботу зі зворотньої розробки Intel Flash Descriptor, який використовується
|
||||
на машинах ICH9M, таких як ThinkPad X200. Він створив структуру C, що визначає (використовуючи
|
||||
бітові поля в C) цю область дескриптора. За допомогою деяких хитрих трюків він зміг
|
||||
виявити існування біта в дескрипторі для *вимкнення* Intel ME
|
||||
(management engine) на цих платформах.
|
||||
|
||||
Його початкове підтвердження концепції визначило лише дескриптор, і зробило би це:
|
||||
|
||||
* Читання дескриптора за замовчуванням і регіонів GbE з ROM Lenovo X200 (прошивка
|
||||
за замовчуванням, не coreboot)
|
||||
* Вимкнення ME, встановивши 2 біти в дескрипторі
|
||||
* Вимкнення регіона ME
|
||||
* Переміщення дескриптора+GbE (загалом 12КБ) поруч
|
||||
* Виділення решти флеш-пам'яті для регіону BIOS
|
||||
* На основі цього створено 12КБ регіон дескриптор+область GBE для вставки
|
||||
в образ ROM coreboot.
|
||||
|
||||
У перші дні, до того, як Libreboot підтримував платформи GM45+ICH9M, такі як
|
||||
ThinkPad X200/T400, ви могли використовувати ці машини, але щоб уникнути
|
||||
Intel ME, вам доводилося виконувати прошивку без області дескриптора. У ті часи це працювало нормально,
|
||||
тому що ME обробляв лише TPM та AMT на цих машинах, і система
|
||||
працювала нормально, але Intel Flash Descriptor також обробляє область Intel GbE NVM
|
||||
у флеш-пам'яті, яка використовується для інтерфейсу Intel Gigabit Ethernet.
|
||||
|
||||
Отже, ви або мали Intel ME, або не підтримували ethernet. Стів зрозумів, як
|
||||
вимкнути Intel ME за допомогою 2 бітів перемикання в дескрипторі, а також як видалити область
|
||||
Intel ME з флеш-пам'яті.
|
||||
|
||||
Ґрунтуючись на його дослідженні, я, Лія Роу, працюючи разом зі Стівом, також виконала зворотню розробку
|
||||
області Intel GbE NVM (енергонезалежна пам'ять) у
|
||||
завантажувальній флеш-пам'яті. Цей регіон визначає параметри конфігурації для вбудованої мережевої карти Intel
|
||||
GbE, якщо присутня.
|
||||
|
||||
На основі цього я змогла взяти початкове підтвердження концепції та написати
|
||||
утиліту `ich9gen`, яка генерує Intel Flash Descriptor та регіон GbE NVM,
|
||||
з нуля, без визначення регіону Intel ME. Саме цей інструмент,
|
||||
інструмент `ich9gen`, використовує Libreboot для надання образів ROM для GM45+ICH9M
|
||||
платформ (таких як ThinkPad X200/T400/T500/W500), із повнофункціональним
|
||||
дескриптором та функціональним Gigabit Ethernet, але *без* необхідності мікропрограми Intel
|
||||
Management Engine (ME), що робить ці машини *вільними* (ME
|
||||
повністю вимкнено, коли ви використовуєте образ дескриптора+gbe, створене `ich9gen`).
|
||||
|
||||
З *моїм* інструментом `ich9gen` (інструмент Стіва називався `ich9deblob`), вам більше
|
||||
не потрібен був дамп оригінальної мікропрограми Lenovo BIOS! Я не могла би написати цей інструмент
|
||||
без первинного підтвердження концепції Стіва. Я працювала з ним
|
||||
протягом багатьох місяців. Вся GM45+ICH9M підтримка (X200, T400 і так далі) в
|
||||
Libreboot стала можливою завдяки його роботі у 2014 році.
|
||||
|
||||
Тімоті Пірсон
|
||||
---------------
|
||||
|
||||
Перенес плату ASUS KGPE-D16 до coreboot для компанії Raptor
|
||||
Engineering, генеральним директором якої є Тімоті.
|
||||
Тімоті підтримує цей код у coreboot, допомогаючи проекту,
|
||||
з його інтеграцією з libreboot. Контактні
|
||||
дані цієї людини є на сайті raptor.
|
||||
|
||||
**Підтримку D16 було припинено 19 листопада 2022 року. Ви все ще можете використовувати
|
||||
старіші версії Libreboot, і старіші випуски.**
|
||||
|
||||
Swift Geek
|
||||
----------
|
||||
|
||||
Додав патч для ich9gen для створення дескрипторів розміром 16MiB.
|
||||
|
||||
Після цього Swift Geek повільно почав долучатися, поки не став розробником на повний
|
||||
робочий день. Внески Swift Geek насправді ніколи не були у формі *коду*,
|
||||
але те, що йому не вистачало в коді, він компенсував чудовою підтримкою як для користувачів,
|
||||
так і для інших розробників, допомагаючи іншим дізнатися більше про технології на
|
||||
низькому рівні.
|
||||
|
||||
Коли Swift Geek був учасником проекту, його роль здебільшого полягала в
|
||||
наданні підтримки користувачам (на каналі IRC) і проведенні досліджень. Swift Geek знає
|
||||
багато про апаратне забезпечення. Swift Geek також зробив деяку апстрім розробку GRUB.
|
||||
|
||||
Swift Geek неодноразово надавав технічні поради Лії Роу
|
||||
та допоміг їй покращити її навички паяння, а також навчив її
|
||||
деяким навичкам ремонту, до того моменту, коли вона тепер може виправляти більшість несправностей
|
||||
на материнських платах ThinkPad (під час перегляду схем та бордв'ю).
|
||||
|
||||
Swiftgeek залишив проект у березні 2021 року. Я, Лія Роу, бажаю його всього найкращого в його
|
||||
починаннях і дуже вдячна за його численні внески протягом багатьох
|
||||
років.
|
||||
|
||||
vitali64
|
||||
--------
|
||||
|
||||
Додав підтримку cstate 3 на macbook21, що забезпечує тривалий термін служби батареї
|
||||
та нижчу температуру процесора під час простою. vitali64 на irc
|
|
@ -1,120 +1,26 @@
|
|||
---
|
||||
title: Install a BSD operating system on Libreboot
|
||||
title: BSD operating systems
|
||||
x-toc-enable: true
|
||||
...
|
||||
|
||||
It is assumed here that you are using the *SeaBIOS* payload, *not* the GRUB
|
||||
payload; the U-Boot payload may also work, but that is not covered here. The
|
||||
SeaBIOS payload must ideally run in text mode (`txtmode` images from Libreboot
|
||||
releases).
|
||||
Guide last updated on 16 November 2022.
|
||||
|
||||
This guide pertains to x86 hosts, and does not cover supported CrOS/ARM
|
||||
chromebooks. For ARM targets, you should refer to [u-boot
|
||||
documentation](../uboot/) - and [U-Boot x86](../uboot/uboot-x86.md) is also
|
||||
available. The U-Boot x86 payload is interesting, because it can in fact boot
|
||||
OpenBSD via UEFI method (U-Boot provides a lightweight UEFI implementation
|
||||
independently of, say, EDK2).
|
||||
NOTE: This guide pertains to x86 hosts, and does not cover supported CrOS/ARM
|
||||
chromebooks. For ARM targets, you should refer to u-boot documentation.
|
||||
|
||||
What is BSD?
|
||||
------------
|
||||
libreboot is capable of booting many BSD systems. This section mostly documents
|
||||
the peculiarities of libreboot as it pertains to BSD; you can otherwise refer to
|
||||
the official documentation for whatever BSD system you would like to use.
|
||||
|
||||
In our context, we are referring to those descendents of 4.4BSD-Lite starting
|
||||
in the early 1990s. On balance, they are about equal to Linux in many ways,
|
||||
and some would argue that they are *better* (higher code quality). It can be
|
||||
said that the BSDs are the closest we have to *true* open source Unix systems,
|
||||
since they ultimately descend from that code lineage. For example, the
|
||||
FreeBSD project briefly covers its own history in the Hand Book:
|
||||
<https://docs.freebsd.org/en/books/handbook/introduction/#history>
|
||||
|
||||
Chief among them are:
|
||||
|
||||
* [FreeBSD](https://www.freebsd.org/) (HardenedBSD probably also works)
|
||||
* [NetBSD](https://netbsd.org/)
|
||||
* [OpenBSD](https://www.openbsd.org/)
|
||||
* [DragonFlyBSD](https://www.dragonflybsd.org/) (UNTESTED)
|
||||
|
||||
**TODO: DragonFlyBSD is untested, as of January 2025. It ought to be tested.**
|
||||
|
||||
Many other BSD systems exist, that are largely derived from these.
|
||||
|
||||
Why use BSD (instead of Linux)?
|
||||
-------------------------------
|
||||
|
||||
BSD operating systems are in wide use today, powering much of the world's
|
||||
most critical infrastructure, and they're quite competent laptop/desktop or
|
||||
workstation systems. Some of them have unique features that you can't find
|
||||
anywhere else (e.g. FreeBSD jails, OpenBSD's numerous security enhancements,
|
||||
NetBSD's rump kernel design and clean code quality).
|
||||
|
||||
BSD systems are superficially similar to Linux systems, but they are very
|
||||
different under the hood (different kernel designs, different userspace
|
||||
implementations, and so on). However, almost all of the Linux userspace programs
|
||||
that you enjoy using are probably available in the various BSD *ports trees*,
|
||||
or they can be compiled with little to no modification. This is because, despite
|
||||
the actual differences under the hood, the BSDs and various Linux distros all
|
||||
adhere to the same basic standards (e.g. Single Unix Specification).
|
||||
|
||||
If you want to enjoy using a high quality operating system, with many unique
|
||||
features, BSD systems can be quite fun to use, and quite challenging. They tend
|
||||
to have a much more conservative take on implementations, compared to Linux
|
||||
distros, instead opting for technical correctness and minimalism; this is a
|
||||
good thing, because lots of Linux distros these days are extremely bloated.
|
||||
Using a BSD system feels like Linux did in the year 2005, just with much better
|
||||
hardware support, and that's a *good thing*; the reason why is that BSD systems
|
||||
simply have fewer users, and a higher concentration of *technical* users, and
|
||||
this *shows* when you use it. Linux is *much* more mass market and has to cater
|
||||
to all sorts of people, and these days Linux distros have to *Just Work*.
|
||||
|
||||
You can look at the documentation of each BSD system and try each one out, to
|
||||
see which one is right for you. Be warned, BSD systems *are* typically harder
|
||||
to use than Linux systems. Even the most seasoned Linux user will often have a
|
||||
hard time with any BSD, if it's their first time using a BSD system. This is
|
||||
mitigated by excellent documentation, which is one of the things that the BSDs
|
||||
excel at, but you are expected to *read* the documentation; many Linux distros
|
||||
try to hold your hand ("it Just Works"), but the BSDs generally don't do that.
|
||||
|
||||
If you're already a power user on Linux, and comfortable with the more hands-on
|
||||
distros like Arch Linux or Gentoo Linux, you'll have a much easier time
|
||||
learning a BSD. FreeBSD for example comes completely barebones by default, and
|
||||
you add packages to it, configuring it to your liking, much like Arch Linux; if
|
||||
you're wily enough, you might also use the CURRENT tree and install all packages
|
||||
by building them from *ports* (akin to how Gentoo Linux is used).
|
||||
|
||||
BSD systems also have much more relaxed licensing than Linux systems, by and
|
||||
large; most of the software in the base system, on any BSD project, will use
|
||||
a permissive license instead of copyleft. They can be regarded as Free Software,
|
||||
but it's a very different ideology than, say, GNU. Some might argue that this
|
||||
is better, because licensing conflicts are common among copyleft licenses, even
|
||||
among different versions of the GPL. A BSD-style license permits *anyone* to
|
||||
use the code, *without* requiring modified versions to ship source code, so it
|
||||
can be said that the BSD license model contains [far fewer
|
||||
restrictions](https://docs.freebsd.org/en/articles/bsdl-gpl/). One might say
|
||||
that the BSD systems are *more free* than GNU/Linux systems.
|
||||
|
||||
Basically, your choice to use BSD will likely be based on a combination of
|
||||
technical and/or ideological preferences. But don't say we didn't warn you.
|
||||
BSD is hard. On the flip side of that coin, BSD is *easy*, because it forces
|
||||
you to really learn how your system works; when you become proficient with
|
||||
BSD, you'll learn everything else much easier, and you may find yourself doing
|
||||
things more efficiently *in Linux* as well!
|
||||
|
||||
That's enough BSD fanaticism. Please read the following sections, *before*
|
||||
you embark on your BSD Libreboot journey:
|
||||
|
||||
Common issues with BSD+Libreboot
|
||||
--------------------------------
|
||||
|
||||
This page will not tell you how to install BSD systems; that is best left to
|
||||
the documentation for your BSD system. Instead, these next sections cover only
|
||||
the idiosyncrasies of Libreboot as they relate to BSD:
|
||||
|
||||
### Kernel Mode Setting
|
||||
Kernel Mode Setting
|
||||
===================
|
||||
|
||||
Your BSD system *must* support Kernel Mode Setting for your graphics
|
||||
device (most of them do nowadays). The reasons will become apparent, as
|
||||
you read this article.
|
||||
|
||||
### Boot BSD, using SeaBIOS
|
||||
Boot BSD, using SeaBIOS
|
||||
=======================
|
||||
|
||||
On x86 platforms, Libreboot provides the choice of GRUB and/or
|
||||
SeaBIOS payload. GRUB can technically boot BSD kernels, but the code is
|
||||
|
@ -131,18 +37,8 @@ If you don't plan to set up Xorg/Wayland, then that's all you really need to
|
|||
do. For example, you might want to run a headless server, in which case you
|
||||
probably don't mind running in text mode all the time.
|
||||
|
||||
#### GRUB payload
|
||||
|
||||
GRUB *can* directly boot many BSD systems, but this is ill advisable. You are
|
||||
advised to use either SeaBIOS, and boot a BIOS-based BSD bootloader, or use
|
||||
Libreboot's [U-Boot payload](../uboot/) and use it to boot via UEFI; U-Boot's
|
||||
bootflow menu can achieve this.
|
||||
|
||||
The U-Boot coreboot payload is still experimental, on ARM64 *and* x86/x86\_64,
|
||||
so you should probably use SeaBIOS for now (on x86). U-Boot is the *only*
|
||||
coreboot payload for Libreboot on ARM64 motherboards.
|
||||
|
||||
### OpenBSD and corebootfb
|
||||
OpenBSD and corebootfb
|
||||
----------------------
|
||||
|
||||
It's still recommended to use SeaBIOS in text mode, but OpenBSD specifically
|
||||
can work with SeaBIOS booting in a coreboot framebuffer, with SeaVGABIOS. In
|
||||
|
@ -150,22 +46,19 @@ Libreboot ROM images, this would be SeaBIOS images with `corebootfb` in the
|
|||
file name.
|
||||
|
||||
Make sure to select MBR-style partitioning on the installer, and it will
|
||||
Just Work. **GPT partitioning won't work in OpenBSD, if you use the SeaBIOS
|
||||
payload, but will work if you boot/install it via UEFI boot method with
|
||||
Libreboot's [U-Boot UEFI payload](../uboot/uboot-x86.md) instead.**
|
||||
Just Work.
|
||||
|
||||
If you're using the GRUB payload but SeaBIOS is available in the boot menu,
|
||||
you can just select SeaBIOS at said menu, and OpenBSD will work fine.
|
||||
|
||||
### FreeBSD and corebootfb
|
||||
FreeBSD and corebootfb
|
||||
----------------------
|
||||
|
||||
Assumed broken, so please ensure that you boot with SeaBIOS payload in text
|
||||
mode (lbmk ROM images with `txtmode` in the file name, not `corebootfb`).
|
||||
|
||||
Please boot in *text mode*. FreeBSD can be configured to use KMS, if you need
|
||||
Xorg or wayland.
|
||||
|
||||
### Warnings for X11 users
|
||||
Warnings for X11 users
|
||||
----------------------
|
||||
|
||||
One important peculiarity of most libreboot systems is: VGA mode
|
||||
support exists, if booting with corebootfb (coreboot's own framebuffer) and
|
||||
|
@ -220,7 +113,43 @@ You should not rely on the above instruction (for FreeBSD), because the exact
|
|||
step might change, and it does not go into full detail either. Refer to the
|
||||
documentation provided by your system, to know how KMS is configured.
|
||||
|
||||
### Desktop users
|
||||
ALWAYS READ THE MANUAL
|
||||
----------------------
|
||||
|
||||
All of the BSDs have *excellent* documentation; it's one of the defining
|
||||
characteristics, versus typical Linux distros.
|
||||
|
||||
Aside from this quirk in coreboot, regarding *BIOS* video modes, the BSDs
|
||||
otherwise work in exactly the same way as you would expect, and you can
|
||||
follow along to their official documentation without much fuss.
|
||||
|
||||
No specific or detailed guides will be provided here, because SeaBIOS is
|
||||
fairly self-explanatory; you can otherwise refer to the SeaBIOS
|
||||
documentation.
|
||||
|
||||
If you're flashing a ROM for a machine where `seabios_withgrub`
|
||||
and `seabios_grubfirst` ROMs are available, choose `seabios_withgrub`.
|
||||
|
||||
DO NOT USE ROM IMAGES WITH `seabios_grubfirst` IN THE FILE NAME! These were
|
||||
present in older Libreboot releases, and supported in previous revisions
|
||||
of the build system, but they did not work for the intended purpose. More
|
||||
info is written on the [Libreboot installation guide](../install/). ROM
|
||||
images with `seabios_grubfirst` in the filename will NOT be included in
|
||||
future Libreboot releases.
|
||||
|
||||
Dubious mention: Tianocore
|
||||
--------------------------
|
||||
|
||||
Tianocore is extremely bloated, and unauditable, so it is not included
|
||||
in Libreboot firmware, but it is the reference UEFI implementation by
|
||||
Intel and contributors. It can boot most BSD systems very well.
|
||||
|
||||
More robust ways to provide UEFI services in Libreboot are to be investigated.
|
||||
Tianocore integration will not be provided officially, in any current or future
|
||||
releases of Libreboot.
|
||||
|
||||
Desktop users
|
||||
-------------
|
||||
|
||||
NOTE: This section may not be full accurate; for example, the hardware page
|
||||
about HP Elite 8200 SFF talks about use of graphics cards on both corebootfb
|
||||
|
@ -244,36 +173,3 @@ extremely expensive computationally speaking. This is why modern kernels
|
|||
You can learn more about INT10H text/VGA modes here:
|
||||
|
||||
<https://en.wikipedia.org/wiki/INT_10H>
|
||||
|
||||
If you use the *U-Boot* payload, INT10H is irrelevant because you will rely on
|
||||
an EFI framebuffer instead, which U-Boot does provide (piggybacking off of the
|
||||
coreboot framebuffer where one is available).
|
||||
|
||||
Regardless of whether you have an EFI framebuffer or INT10H VGA interrupts,
|
||||
the various BSD systems all support KMS so you should be able to use Xorg or
|
||||
Wayland just fine.
|
||||
|
||||
ALWAYS READ THE MANUAL
|
||||
----------------------
|
||||
|
||||
All of the BSDs have *excellent* documentation; it's one of the defining
|
||||
characteristics, versus typical Linux distros. This is precisely *because*
|
||||
the BSDs develop everything in-house, so the various components of a BSD
|
||||
system are much more heavily integrated, and this means that they can provide
|
||||
much more reliable documentation; reliable from both the user's perspective
|
||||
and from the perspective of technical correctness.
|
||||
|
||||
Aside from these and other quirks when installing BSD *on Libreboot*, the BSDs
|
||||
otherwise work in exactly the same way as you would expect, and you can
|
||||
follow along to their official documentation without much fuss.
|
||||
|
||||
No specific or detailed guides will be provided here, because SeaBIOS is
|
||||
fairly self-explanatory; you can otherwise refer to the SeaBIOS
|
||||
documentation.
|
||||
|
||||
DO NOT USE ROM IMAGES WITH `seabios_grubfirst` IN THE FILE NAME! These were
|
||||
present in older Libreboot releases, and supported in previous revisions
|
||||
of the build system, but they did not work for the intended purpose. More
|
||||
info is written on the [Libreboot installation guide](../install/). ROM
|
||||
images with `seabios_grubfirst` in the filename will NOT be included in
|
||||
future Libreboot releases.
|
||||
|
|
|
@ -1 +0,0 @@
|
|||
Learn how to install OpenBSD, FreeBSD, NetBSD and other BSD operating systems on Libreboot. Libreboot provides free/opensource BIOS/UEFI firmware based on coreboot.
|
359
site/docs/build/index.md
vendored
359
site/docs/build/index.md
vendored
|
@ -1,236 +1,78 @@
|
|||
---
|
||||
title: Compile Libreboot from source
|
||||
title: Build from source
|
||||
x-toc-enable: true
|
||||
...
|
||||
|
||||
If you need to build Libreboot from source, this guide is for you.
|
||||
WARNING: Flash from bin/, NOT elf/
|
||||
==================================
|
||||
|
||||
**WARNING: When you build a ROM image from the Libreboot build system, please
|
||||
ensure that you flash the appropriate ROM image from `bin/`, NOT `elf/`.
|
||||
The `elf/` coreboot ROMs do not contain payloads. Libreboot's build system
|
||||
builds no-payload ROMs under `elf/`, and payloads separately under `elf/`. Then
|
||||
it copies from `elf/` and inserts payloads from `elf/`, and puts the final ROM
|
||||
images (containing payloads) in `bin/`. This design is more efficient, and
|
||||
permits many configurations without needless duplication of work. More info
|
||||
is available in the [lbmk maintenance manual](../maintain/)**
|
||||
|
||||
Introduction
|
||||
------------
|
||||
============
|
||||
|
||||
Libreboot's build system is named `lbmk`, short for `LibreBoot MaKe`, and this
|
||||
libreboot's build system is named `lbmk`, short for `LibreBoot MaKe`, and this
|
||||
document describes how to use it. With this guide, you can know how to compile
|
||||
libreboot from the available source code.
|
||||
|
||||
The following document describes how `lbmk` works, and how you can make changes
|
||||
to it: [libreboot maintenance manual](../maintain/)
|
||||
|
||||
### WARNING: eCryptfs file name limits
|
||||
Release status
|
||||
==============
|
||||
|
||||
Do not run the build system on a eCryptfs file system, because it has
|
||||
very short file name limits and Libreboot's build system deals with very
|
||||
long file names. We commonly get reports from this by Linux Mint users
|
||||
who encrypt their home directory with eCryptfs; regular LUKS encryption will
|
||||
do nicely.
|
||||
Information about status will be reported during builds; if a board is
|
||||
marked as stable, the build proceeds without further input. If the board is
|
||||
marked anything other, a warning appears asking if you wish to proceed; to
|
||||
disable these warnings, do this before building (not recommended):
|
||||
|
||||
System requirements
|
||||
-------------------
|
||||
export LBMK_STATUS=n
|
||||
|
||||
You must ensure that you have the correct operating system, CPU, RAM, disk space
|
||||
and so on.
|
||||
In Libreboot, we specify: `stable`, `unstable`, `broken` or `untested`.
|
||||
The "unstable" marking means that the board boots mostly/entirely reliably
|
||||
annd should be safe to use, but may have a few issues, but nothing which would,
|
||||
for example, cause safety issues e.g. thermal, data reliability etc.
|
||||
|
||||
System requirements are documented in
|
||||
the [lbmk maintenance manual](../maintain/#system-requirements).
|
||||
The `broken` setting means that a given board will likely brick if flashed.
|
||||
The `untested` setting means untested.
|
||||
|
||||
Release status is always set with regards to the current lbmk revision, on
|
||||
the theory that the current revision is being used to generate a full release.
|
||||
|
||||
Multi-threaded builds
|
||||
---------------------
|
||||
=====================
|
||||
|
||||
Libreboot's build system defaults to a single build thread, but you can change
|
||||
it by doing e.g.
|
||||
|
||||
export XBMK_THREADS=4
|
||||
export LBMK_THREADS=4
|
||||
|
||||
This would make lbmk run on 4 threads.
|
||||
|
||||
More specifically: when compiling source trees via `script/trees`, `-jTHREADS`
|
||||
is passed, where THREADS is the number of threads. This is also set when running
|
||||
xz commands for compression, using the `-t` option.
|
||||
|
||||
Environmental variables
|
||||
-----------------------
|
||||
=======================
|
||||
|
||||
Please read about environmental variables in [the build
|
||||
instructions](../maintain/), before running lbmk. You should set
|
||||
your variables accordingly, though you do not technically need to; some
|
||||
of them may be useful, e.g. `XBMK_THREADS` (sets the number of build threads).
|
||||
of them may be useful, e.g. `LBMK_THREADS` (sets the number of build threads).
|
||||
|
||||
Sources
|
||||
-------
|
||||
=======
|
||||
|
||||
This version, if hosted live on libreboot.org, assumes that you are using
|
||||
the `lbmk` git repository, which
|
||||
you can download using the instructions on [the code review page](../../git.md).
|
||||
|
||||
Git
|
||||
---
|
||||
|
||||
Libreboot's build system uses Git, extensively. You should perform the steps
|
||||
below, *even if you're using a release archive*.
|
||||
|
||||
Before you use the build system, please know: the build system itself uses
|
||||
Git extensively, when downloading software like coreboot and patching it.
|
||||
|
||||
You should make sure to initialize your Git properly, before you begin or else
|
||||
the build system will not work properly. Do this:
|
||||
|
||||
git config --global user.name "John Doe"
|
||||
git config --global user.email johndoe@example.com
|
||||
|
||||
Change the name and email address to whatever you want, when doing this.
|
||||
|
||||
You may also want to follow more of the steps here:
|
||||
<https://git-scm.com/book/en/v2/Getting-Started-First-Time-Git-Setup>
|
||||
|
||||
How to compile Libreboot
|
||||
------------------------
|
||||
|
||||
Actual development/testing is always done using lbmk directly, and this
|
||||
includes when building from source. Here are some instructions to get you
|
||||
started:
|
||||
|
||||
### Zero..st, check time/date
|
||||
|
||||
Make sure date/hwclock report the correct time and date on your system,
|
||||
because parts of the build process download from HTTPS servers and wrong
|
||||
time or date can cause connections to be dropped during negotiation.
|
||||
|
||||
### First, install build dependencies
|
||||
|
||||
Libreboot includes a script that automatically installs build dependencies
|
||||
according to the selected linux distro.
|
||||
The currently supported distros are: Debian/Ubuntu/Linux Mint/Pop!\_OS,
|
||||
Fedora, Arch Linux/Parabola or Void Linux.
|
||||
|
||||
Some examples (run them as root, use use e.g. `sudo`, `doas`):
|
||||
|
||||
./mk dependencies ubuntu
|
||||
|
||||
or
|
||||
|
||||
./mk dependencies debian
|
||||
|
||||
or
|
||||
|
||||
./mk dependencies fedora41
|
||||
|
||||
or
|
||||
|
||||
./mk dependencies arch
|
||||
|
||||
NOTE: For versioned files, such as `fedora41`, typically other versions will
|
||||
be available too, e.g. `fedora38`. Make sure to check `config/dependencies/`,
|
||||
so that you know whether or not a file is available for your distro.
|
||||
|
||||
NOTE: In case of Ubuntu 20.04 LTS or derived distros for that specific release,
|
||||
use the dedicated configuration file:
|
||||
|
||||
./mk dependencies ubuntu2004
|
||||
|
||||
Check: `config/dependencies/` for list of supported distros.
|
||||
|
||||
Technically, any Linux distribution can be used to build libreboot.
|
||||
However, you will have to write your own script for installing build
|
||||
dependencies.
|
||||
|
||||
### Debian Trixie/Sid
|
||||
|
||||
Debian Trixie, the testing release as of 3 January 2025, and Debian Sid,
|
||||
provide `gnat` and `gcc` as you expect, but `gnat` resolves to `gnat-13` and
|
||||
installs `gcc-13` as a dependency, while `gcc` resolves to `gcc-14` and other
|
||||
toolchain components correspond to this version.
|
||||
|
||||
The GCC/GNAT versions need to match during build time, so Libreboot's build
|
||||
system hacks the `PATH` environmental variable, setting up symlinks, matching
|
||||
GNAT to GCC or GNAT to GCC. When you run `./mk dependencies debian`, you get
|
||||
GNAT 13 and GCC 14. This seems to make most boards compile; in our testing, the
|
||||
KGPE-D16 board failed to compile in this configuration. This PATH hack is only
|
||||
done for compiling the coreboot crossgcc toolchain, and nothing else; after that,
|
||||
coreboot's toolchain is used.
|
||||
|
||||
GNAT is used by coreboot, because some of the Intel graphics devices are
|
||||
initialised natively, with code written in Ada spark (called `libgfxinit`).
|
||||
|
||||
When updating from Debian stable to Debian Trixie(testing) or Sid, you should
|
||||
also check for orphaned packages, using `aptitude search '~o'`. Do this,
|
||||
removing what was leftover from the old release, and make sure to re-run the
|
||||
Debian dependencies script, but do it like this:
|
||||
|
||||
./mk dependencies debian --reinstall
|
||||
|
||||
For better reliability, you should, after running the dependencies script,
|
||||
remove `gnat` and install `gnat-14` instead, which is available on this day
|
||||
of 3 December 2025, but currently marked experimental. When you install
|
||||
GNAT 14, GNAT 13 is removed but `gnat` (in `PATH`) still won't resolve to
|
||||
anything. Libreboot *still* accomodates this, detecting and matching the GCC
|
||||
and GNAT versions, which would in this instance match version 14 between them,
|
||||
so that `gnat` and `gcc` are both in PATH at build time, resolving to v14.x.
|
||||
When we tested with this configuration, the KGPE-D16 images also compiled.
|
||||
|
||||
NOTE: Ubuntu 24.10 also has the issue described above. Some other distros may
|
||||
also have it, if they're based on Debian Testing/Sid or Ubuntu 24.10.
|
||||
|
||||
### MIPS cross compiler
|
||||
|
||||
Libreboot has support for the Sony PlayStation (PS1/PSX), based on
|
||||
the PCSX-Redux Open BIOS. If you're doing a full release build, and/or
|
||||
specifically building the PSX BIOS, you need a MIPS cross compiler.
|
||||
|
||||
Arch-based systems have a mipsel cross compiler available from AUR, and most
|
||||
Debian-based systems have a mipsel cross compiler in apt; for these, the normal
|
||||
dependencies installation command will provide them. We know Void Linux and
|
||||
Fedora don't have a MIPS compiler, for instance.
|
||||
|
||||
If your distro doesn't have the MIPS compiler available,
|
||||
the [PlayStation](../install/playstation.md) page provides instructions for
|
||||
manual installation; please do this in addition to the normal dependencies.
|
||||
|
||||
### Next, build ROM images
|
||||
|
||||
Libreboot MaKe (lbmk) automatically runs all necessary commands; for
|
||||
example, `./mk -b coreboot` will automatically build the required payloads
|
||||
if not already compiled.
|
||||
|
||||
As a result, you can now (after installing the correct build dependencies) run
|
||||
just a single command, from a fresh Git clone, to build all ROM images:
|
||||
|
||||
./mk -b coreboot
|
||||
|
||||
or even just build specific ROM images, e.g.:
|
||||
|
||||
./mk -b coreboot x60
|
||||
|
||||
or get a list of supported build targets:
|
||||
|
||||
./mk -b coreboot list
|
||||
|
||||
### Or maybe just build payloads?
|
||||
|
||||
If you wish to build payloads, you can also do that. For example:
|
||||
|
||||
./mk -b grub
|
||||
|
||||
./mk -b seabios
|
||||
|
||||
./mk -b u-boot
|
||||
|
||||
Previous steps will be performed automatically. However, you can *still* run
|
||||
individual parts of the build system manually, if you choose. This may be
|
||||
beneficial when you're making changes, and you wish to test a specific part of
|
||||
lbmk.
|
||||
|
||||
Want to modify Libreboot?
|
||||
-------------------------
|
||||
|
||||
Check the [lbmk maintenance manual](../maintain/) for guidance. You may for
|
||||
example want to modify a config, e.g.:
|
||||
|
||||
./mk -m coreboot x200_8mb
|
||||
|
||||
Or perhaps add a new board! The maintenance manual will teach you how the
|
||||
Libreboot build system (lbmk) works!
|
||||
|
||||
A note about documentation (and this page)
|
||||
-------------------------------
|
||||
------------------------------------------
|
||||
|
||||
From Libreboot 20231021 onwards, *all* releases (including 20231021)
|
||||
have `lbwww.git` (the website) and `lbwww-img.git` (images for the website)
|
||||
|
@ -249,3 +91,132 @@ NOTE: `av.libreboot.org` is hardcoded as the domain name where images are
|
|||
pointed to, in `lbwww.git`, so you will need to replace these references in
|
||||
your local version, unless you're happy to just continue using those.
|
||||
|
||||
Git
|
||||
===
|
||||
|
||||
Libreboot's build system uses Git, extensively. You should perform the steps
|
||||
below, *even if you're using a release archive*.
|
||||
|
||||
Before you use the build system, please know: the build system itself uses
|
||||
Git extensively, when downloading software like coreboot and patching it.
|
||||
|
||||
You should make sure to initialize your Git properly, before you begin or else
|
||||
the build system will not work properly. Do this:
|
||||
|
||||
git config --global user.name "John Doe"
|
||||
git config --global user.email johndoe@example.com
|
||||
|
||||
Change the name and email address to whatever you want, when doing this.
|
||||
|
||||
You may also want to follow more of the steps here:
|
||||
<https://git-scm.com/book/en/v2/Getting-Started-First-Time-Git-Setup>
|
||||
|
||||
Python
|
||||
======
|
||||
|
||||
You should ensure that the `python` command runs python 3, on your system.
|
||||
Python2 is unused by lbmk or anything that it pulls down as modules.
|
||||
|
||||
If building on Debian/Ubuntu based systems, you can achieve that via:
|
||||
|
||||
sudo apt install python-is-python3
|
||||
|
||||
On Fedora, you can use the following
|
||||
|
||||
sudo dnf install python-unversioned-command
|
||||
|
||||
How to compile Libreboot
|
||||
========================
|
||||
|
||||
Actual development/testing is always done using lbmk directly, and this
|
||||
includes when building from source. Here are some instructions to get you
|
||||
started:
|
||||
|
||||
Zero..st, check time/date
|
||||
-------------------------
|
||||
|
||||
Make sure date/hwclock report the correct time and date on your system,
|
||||
because parts of the build process download from HTTPS servers and wrong
|
||||
time or date can cause connections to be dropped during negotiation.
|
||||
|
||||
First, install build dependencies
|
||||
---------------------------------
|
||||
|
||||
Libreboot includes a script that automatically installs build dependencies
|
||||
according to the selected linux distro.
|
||||
The currently supported distros are: Debian/Ubuntu/Linux Mint/Pop!\_OS,
|
||||
Fedora, Arch Linux/Parabola or Void Linux.
|
||||
|
||||
Some examples (run them as root, use use e.g. `sudo`, `doas`):
|
||||
|
||||
./build dependencies ubuntu
|
||||
|
||||
or
|
||||
|
||||
./build dependencies debian
|
||||
|
||||
or
|
||||
|
||||
./build dependencies fedora38
|
||||
|
||||
or
|
||||
|
||||
./build dependencies arch
|
||||
|
||||
NOTE: In case of Ubuntu 20.04 LTS or derived distros for that specific release,
|
||||
use the dedicated configuration file:
|
||||
|
||||
./build dependencies ubuntu2004
|
||||
|
||||
Check: `config/dependencies/` for list of supported distros.
|
||||
|
||||
Technically, any Linux distribution can be used to build libreboot.
|
||||
However, you will have to write your own script for installing build
|
||||
dependencies.
|
||||
|
||||
Next, build ROM images
|
||||
----------------------
|
||||
|
||||
Libreboot MaKe (lbmk) automatically runs all necessary commands; for
|
||||
example, `./build roms` will automatically run `./build grub`
|
||||
if the required GRUB payload (under `elf/grub/`) does not exist.
|
||||
|
||||
As a result, you can now (after installing the correct build dependencies) run
|
||||
just a single command, from a fresh Git clone, to build all ROM images:
|
||||
|
||||
./build roms all
|
||||
|
||||
or even just build specific ROM images, e.g.:
|
||||
|
||||
./build roms x60
|
||||
|
||||
or get a list of supported build targets:
|
||||
|
||||
./build roms list
|
||||
|
||||
Or maybe just build payloads?
|
||||
-----------------------------
|
||||
|
||||
If you wish to build payloads, you can also do that. For example:
|
||||
|
||||
./build grub
|
||||
|
||||
./update trees -b seabios
|
||||
|
||||
./update trees -b u-boot
|
||||
|
||||
Previous steps will be performed automatically. However, you can *still* run
|
||||
individual parts of the build system manually, if you choose. This may be
|
||||
beneficial when you're making changes, and you wish to test a specific part of
|
||||
lbmk.
|
||||
|
||||
Want to modify Libreboot?
|
||||
-------------------------
|
||||
|
||||
Check the [lbmk maintenance manual](../maintain/) for guidance. You may for
|
||||
example want to modify a config, e.g.:
|
||||
|
||||
./update trees -m coreboot x200_8mb
|
||||
|
||||
Or perhaps add a new board! The maintenance manual will teach you how the
|
||||
Libreboot build system (lbmk) works!
|
||||
|
|
1
site/docs/build/index.md.description
vendored
1
site/docs/build/index.md.description
vendored
|
@ -1 +0,0 @@
|
|||
Libreboot project documentation. Learn about Libreboot installation, how Libreboot is designed and how you can contribute to the project.
|
151
site/docs/build/index.uk.md
vendored
151
site/docs/build/index.uk.md
vendored
|
@ -3,12 +3,22 @@ title: Побудова з джерельного коду
|
|||
x-toc-enable: true
|
||||
...
|
||||
|
||||
**TODO: This page needs to be re-translated. Much of the newer sections are
|
||||
still in English, and there may be some differences aside from translation,
|
||||
versus the English version.**
|
||||
WARNING: Flash from bin/, NOT elf/
|
||||
==================================
|
||||
|
||||
TODO: translate this section into ukrainian language
|
||||
|
||||
**WARNING: When you build a ROM image from the Libreboot build system, please
|
||||
ensure that you flash the appropriate ROM image from `bin/`, NOT `elf/`.
|
||||
The `elf/` coreboot ROMs do not contain payloads. Libreboot's build system
|
||||
builds no-payload ROMs under `elf/`, and payloads separately under `elf/`. Then
|
||||
it copies from `elf/` and inserts payloads from `elf/`, and puts the final ROM
|
||||
images (containing payloads) in `bin/`. This design is more efficient, and
|
||||
permits many configurations without needless duplication of work. More info
|
||||
is available in the [lbmk maintenance manual](../maintain/)**
|
||||
|
||||
Introduction
|
||||
------------
|
||||
============
|
||||
|
||||
Система побудови libreboot, називається `lbmk`, скорочення від `LibreBoot MaKe`, і цей
|
||||
документ описує те, як використовувати її. З цим керівництвом ви можете узнати те, як побудувати
|
||||
|
@ -25,51 +35,57 @@ libreboot з доступного джерельного коду.
|
|||
Наступний документ описує те, як працює `lbmk`, і як ви можете робити зміни
|
||||
до нього: [керівництво обслуговування libreboot](../maintain/)
|
||||
|
||||
### WARNING: eCryptfs file name limits
|
||||
Release status
|
||||
==============
|
||||
|
||||
Do not run the build system on a eCryptfs file system, because it has
|
||||
very short file name limits and Libreboot's build system deals with very
|
||||
long file names. We commonly get reports from this by Linux Mint users
|
||||
who encrypt their home directory with eCryptfs; regular LUKS encryption will
|
||||
do nicely.
|
||||
Information about status will be reported during builds; if a board is
|
||||
marked as stable, the build proceeds without further input. If the board is
|
||||
marked anything other, a warning appears asking if you wish to proceed; to
|
||||
disable these warnings, do this before building (not recommended):
|
||||
|
||||
System requirements
|
||||
-------------------
|
||||
export LBMK_STATUS=n
|
||||
|
||||
You must ensure that you have the correct operating system, CPU, RAM, disk space
|
||||
and so on.
|
||||
In Libreboot, we specify: `stable`, `unstable`, `broken` or `untested`.
|
||||
The "unstable" marking means that the board boots mostly/entirely reliably
|
||||
annd should be safe to use, but may have a few issues, but nothing which would,
|
||||
for example, cause safety issues e.g. thermal, data reliability etc.
|
||||
|
||||
System requirements are documented in
|
||||
the [lbmk maintenance manual](../maintain/#system-requirements).
|
||||
The `broken` setting means that a given board will likely brick if flashed.
|
||||
The `untested` setting means untested.
|
||||
|
||||
Release status is always set with regards to the current lbmk revision, on
|
||||
the theory that the current revision is being used to generate a full release.
|
||||
The setting is decided on a board-by-board basis, taking its various quirks
|
||||
and idiosynrasies into account.
|
||||
|
||||
Multi-threaded builds
|
||||
---------------------
|
||||
=====================
|
||||
|
||||
Libreboot's build system defaults to a single build thread, but you can change
|
||||
it by doing e.g.
|
||||
|
||||
export XBMK_THREADS=4
|
||||
export LBMK_THREADS=4
|
||||
|
||||
This would make lbmk run on 4 threads.
|
||||
|
||||
Environmental variables
|
||||
-----------------------
|
||||
=======================
|
||||
|
||||
Please read about environmental variables in [the build
|
||||
instructions](../maintain/), before running lbmk. You should set
|
||||
your variables accordingly, though you do not technically need to; some
|
||||
of them may be useful, e.g. `XBMK_THREADS` (sets the number of build threads).
|
||||
of them may be useful, e.g. `LBMK_THREADS` (sets the number of build threads).
|
||||
|
||||
Environmental variables
|
||||
-----------------------
|
||||
=======================
|
||||
|
||||
Please read about environmental variables in [the build
|
||||
instructions](../maintain/), before running lbmk. You should set
|
||||
your variables accordingly, though you do not technically need to; some
|
||||
of them may be useful, e.g. `XBMK_THREADS` (sets the number of build threads).
|
||||
of them may be useful, e.g. `LBMK_THREADS` (sets the number of build threads).
|
||||
|
||||
Git
|
||||
---
|
||||
===
|
||||
|
||||
Система побудови Libreboot використовує Git, обширно. Ви маєте виконати кроки
|
||||
знизу, *навіть, якщо ви використовуєте архів випуску*.
|
||||
|
@ -88,16 +104,21 @@ Git
|
|||
Ви також можете захотіти прослідувати більшій кількості етапів тут:
|
||||
<https://git-scm.com/book/en/v2/Getting-Started-First-Time-Git-Setup>
|
||||
|
||||
Build
|
||||
-----
|
||||
Python
|
||||
======
|
||||
|
||||
### Zero..st, check time/date
|
||||
Python2 не використовується lbmk або будь-чим, що завантажується в якості модулів. Ви
|
||||
маєте переконатись, що команда `python` виконує python 3 на вашій системі.
|
||||
|
||||
Zero..st, check time/date
|
||||
-------------------------
|
||||
|
||||
Make sure date/hwclock report the correct time and date on your system,
|
||||
because parts of the build process download from HTTPS servers and wrong
|
||||
time or date can cause connections to be dropped during negotiation.
|
||||
|
||||
### Побудова з джерельного коду
|
||||
Побудова з джерельного коду
|
||||
============================
|
||||
|
||||
Фактична розробка/тестування завжди виконується безпосередньо за допомогою `lbmk`, і це також
|
||||
стосується збирання з джерельного коду. Ось кілька інструкцій, щоб
|
||||
|
@ -106,15 +127,15 @@ time or date can cause connections to be dropped during negotiation.
|
|||
libreboot включає сценарій, який автоматично встановлює apt-get залежності
|
||||
в Ubuntu 20.04:
|
||||
|
||||
sudo ./mk dependencies ubuntu2004
|
||||
sudo ./build dependencies ubuntu2004
|
||||
|
||||
Окремі сценарії також існують:
|
||||
|
||||
sudo ./mk dependencies debian
|
||||
sudo ./build dependencies debian
|
||||
|
||||
sudo ./mk dependencies arch
|
||||
sudo ./build dependencies arch
|
||||
|
||||
sudo ./mk dependencies void
|
||||
sudo ./build dependencies void
|
||||
|
||||
Check: `config/dependencies/` for list of supported distros.
|
||||
|
||||
|
@ -122,80 +143,30 @@ Check: `config/dependencies/` for list of supported distros.
|
|||
Однак, вам потрібно буде написано свій власний сценарій для встановлення залежностей
|
||||
побудови.
|
||||
|
||||
### Debian Trixie/Sid
|
||||
|
||||
Debian Trixie, the testing release as of 3 January 2025, and Debian Sid,
|
||||
provide `gnat` and `gcc` as you expect, but `gnat` resolves to `gnat-13` and
|
||||
installs `gcc-13` as a dependency, while `gcc` resolves to `gcc-14` and other
|
||||
toolchain components correspond to this version.
|
||||
|
||||
The GCC/GNAT versions need to match during build time, so Libreboot's build
|
||||
system hacks the `PATH` environmental variable, setting up symlinks, matching
|
||||
GNAT to GCC or GNAT to GCC. When you run `./mk dependencies debian`, you get
|
||||
GNAT 13 and GCC 14. This seems to make most boards compile; in our testing, the
|
||||
KGPE-D16 board failed to compile in this configuration. This PATH hack is only
|
||||
done for compiling the coreboot crossgcc toolchain, and nothing else; after that,
|
||||
coreboot's toolchain is used.
|
||||
|
||||
GNAT is used by coreboot, because some of the Intel graphics devices are
|
||||
initialised natively, with code written in Ada spark (called `libgfxinit`).
|
||||
|
||||
When updating from Debian stable to Debian Trixie(testing) or Sid, you should
|
||||
also check for orphaned packages, using `aptitude search '~o'`. Do this,
|
||||
removing what was leftover from the old release, and make sure to re-run the
|
||||
Debian dependencies script, but do it like this:
|
||||
|
||||
./mk dependencies debian --reinstall
|
||||
|
||||
For better reliability, you should, after running the dependencies script,
|
||||
remove `gnat` and install `gnat-14` instead, which is available on this day
|
||||
of 3 December 2025, but currently marked experimental. When you install
|
||||
GNAT 14, GNAT 13 is removed but `gnat` (in `PATH`) still won't resolve to
|
||||
anything. Libreboot *still* accomodates this, detecting and matching the GCC
|
||||
and GNAT versions, which would in this instance match version 14 between them,
|
||||
so that `gnat` and `gcc` are both in PATH at build time, resolving to v14.x.
|
||||
When we tested with this configuration, the KGPE-D16 images also compiled.
|
||||
|
||||
NOTE: Ubuntu 24.10 also has the issue described above. Some other distros may
|
||||
also have it, if they're based on Debian Testing/Sid or Ubuntu 24.10.
|
||||
|
||||
### MIPS cross compiler
|
||||
|
||||
Libreboot has support for the Sony PlayStation (PS1/PSX), based on
|
||||
the PCSX-Redux Open BIOS. If you're doing a full release build, and/or
|
||||
specifically building the PSX BIOS, you need a MIPS cross compiler.
|
||||
|
||||
Arch-based systems have a mipsel cross compiler available from AUR, and most
|
||||
Debian-based systems have a mipsel cross compiler in apt; for these, the normal
|
||||
dependencies installation command will provide them. We know Void Linux and
|
||||
Fedora don't have a MIPS compiler, for instance.
|
||||
|
||||
If your distro doesn't have the MIPS compiler available,
|
||||
the [PlayStation](../install/playstation.md) page provides instructions for
|
||||
manual installation; please do this in addition to the normal dependencies.
|
||||
|
||||
### Next, build ROM images
|
||||
libreboot Make (lbmk) автоматично виконує всі необхідні команди; наприклад,
|
||||
`./build roms` автоматично виконає `./build grub`,
|
||||
якщо затребувані утиліти для GRUB не збудовано, для виготовлення корисних навантажень.
|
||||
|
||||
В якості результату, ви тепер можете (після встановлення правильних залежностей побудови) виконати
|
||||
лише одну команду, з свіжого Git clone, для побудови образів ROM:
|
||||
|
||||
./mk -b coreboot
|
||||
./build roms all
|
||||
|
||||
або навіть побудувати конкретні образи ROM, такі як:
|
||||
|
||||
./mk -b coreboot x60
|
||||
./build roms x60
|
||||
|
||||
or get a list of supported build targets:
|
||||
|
||||
./mk -b coreboot list
|
||||
./build roms list
|
||||
|
||||
Якщо ви бажаєте побудувати корисні навантаження, можете зробити це. Наприклад:
|
||||
|
||||
./mk -b grub
|
||||
./build grub
|
||||
|
||||
./mk -b seabios
|
||||
./update trees -b seabios
|
||||
|
||||
./mk -b u-boot
|
||||
./update trees -b u-boot
|
||||
|
||||
Попередні кроки буде виконано автоматично. Однак, ви можете *досі* виконати
|
||||
окремі частини системи побудови власноруч, якщо виберете. Це може бути
|
||||
|
|
|
@ -1,26 +1,27 @@
|
|||
---
|
||||
title: Libreboot GRUB payload documentation
|
||||
title: GRUB payload
|
||||
x-toc-enable: true
|
||||
...
|
||||
|
||||
TODO: this guide should be reviewed and updated. Some info might be out of
|
||||
date.
|
||||
|
||||
GRUB already has excellent
|
||||
documentation, but there are aspects of libreboot that deserve special
|
||||
treatment. Libreboot provides the option to boot GRUB directly, running on
|
||||
treatment. libreboot provides the option to boot GRUB directly, running on
|
||||
bare metal (instead of using BIOS or UEFI services).
|
||||
|
||||
Boot Linux from GRUB
|
||||
--------------------
|
||||
|
||||
[The Linux section](../linux/) also has libreboot-specific guides for
|
||||
dealing with Linux distributions when using GRUB directly, in this
|
||||
setup. [A similar section exists for BSD operating systems](../bsd/)
|
||||
|
||||
GRUB keyboard layouts
|
||||
---------------------
|
||||
=====================
|
||||
|
||||
It is possible to use *any* keymap in GRUB.
|
||||
|
||||
### Custom keyboard layout
|
||||
Custom keyboard layout
|
||||
----------------------
|
||||
|
||||
Keymaps are stored in `config/grub/keymap/`
|
||||
|
||||
|
@ -32,16 +33,10 @@ files:
|
|||
When you build GRUB from source, you can use the `grub-mklayout` program to
|
||||
create a special keymap file for GRUB. [Learn how to build GRUB](../build/)
|
||||
|
||||
Te compile GRUB, in lbmk, do this:
|
||||
|
||||
./mk -b grub default
|
||||
|
||||
Other GRUB trees are available, but the `default` one will do for now.
|
||||
|
||||
When you've built GRUB, using `lbmk` (libreboot build system), take your kepmap
|
||||
file (generated by ckbcomp) and run it through `grub-mklayout` like so:
|
||||
|
||||
cat frazerty | ./src/grub/default/grub-mklayout -o frazerty.gkb
|
||||
cat frazerty | ./src/grub/grub-mklayout -o frazerty.gkb
|
||||
|
||||
Place the newly created `.gkb` file under `config/grub/keymap` in lbmk. When
|
||||
you build libreboot, a ROM image with GRUB payload and your newly created
|
||||
|
|
|
@ -1 +0,0 @@
|
|||
Documentation pertaining to the GNU boot loader named GRUB, as it applies to Libreboot. GRUB is provided as a coreboot payload, on many Libreboot configurations.
|
9
site/docs/hardware/c201.md
Normal file
9
site/docs/hardware/c201.md
Normal file
|
@ -0,0 +1,9 @@
|
|||
---
|
||||
title: ASUS Chromebook C201
|
||||
x-toc-enable: true
|
||||
...
|
||||
|
||||
This page is absolete. Refer to these pages instead:
|
||||
|
||||
* [C201 flashing instructions](../install/c201.md)
|
||||
* [Chromebook flashing instructions](../install/chromebooks.md)
|
61
site/docs/hardware/d510mo.md
Normal file
61
site/docs/hardware/d510mo.md
Normal file
|
@ -0,0 +1,61 @@
|
|||
---
|
||||
title: Intel D510MO and D410PT desktop boards
|
||||
...
|
||||
|
||||
<div class="specs">
|
||||
<center>
|
||||
Intel D510MO
|
||||
</center>
|
||||
|
||||
| ***Specifications*** | |
|
||||
|----------------------------|------------------------------------------------|
|
||||
| **Manufacturer** | Intel |
|
||||
| **Name** | D510MO/D410PT |
|
||||
| **Released** | 2010 |
|
||||
| **Chipset** | Intel NM10 Express (Mount Olive) |
|
||||
| **CPU** | Intel Atom |
|
||||
| **Graphics** | Integrated |
|
||||
| **Display** | None. |
|
||||
| **Memory** | Up to 4GB |
|
||||
| **Architecture** | x86_64 |
|
||||
| **Original boot firmware** | Intel BIOS |
|
||||
| **Intel ME/AMD PSP** | Not present. |
|
||||
| **Flash chip** | ? |
|
||||
|
||||
```
|
||||
W+: Works without blobs;
|
||||
N: Doesn't work;
|
||||
W*: Works with blobs;
|
||||
U: Untested;
|
||||
P+: Partially works;
|
||||
P*: Partially works with blobs
|
||||
```
|
||||
|
||||
| ***Features*** | |
|
||||
|----------------|---------------------------------------|
|
||||
| **Internal flashing with original boot firmware** | N |
|
||||
| **Display** | - |
|
||||
| **Audio** | W+ |
|
||||
| **RAM Init** | P+ |
|
||||
| **External output** | P+ |
|
||||
| **Display brightness** | - |
|
||||
|
||||
| ***Payloads supported*** | |
|
||||
|---------------------------|-------|
|
||||
| **GRUB** | Works |
|
||||
| **SeaBIOS** | Works |
|
||||
| **SeaBIOS with GRUB** | Works |
|
||||
</div>
|
||||
This is a desktop board using intel hardware (circa \~2009, ICH7
|
||||
southbridge, similar performance-wise to the ThinkPad X200. It can make
|
||||
for quite a nifty desktop. Powered by libreboot.
|
||||
|
||||
NOTE: D410PT is another name and it's the same board. Flash the exact same
|
||||
ROM and it should work.
|
||||
|
||||
NOTE: This board has a working framebuffer in Grub, but in Linux in
|
||||
native resolution the display is unusable due to some raminit issues.
|
||||
This board can however be used for building a headless server.
|
||||
|
||||
Flashing instructions can be found at
|
||||
[../install/d510mo.md](../install/d510mo.md)
|
124
site/docs/hardware/d945gclf.md
Normal file
124
site/docs/hardware/d945gclf.md
Normal file
|
@ -0,0 +1,124 @@
|
|||
---
|
||||
title: Intel D945GCLF desktop board
|
||||
x-toc-enable: true
|
||||
...
|
||||
|
||||
<div class="specs">
|
||||
<center>
|
||||
<img tabindex=1 alt="D945GCLF" class="p" src="https://av.libreboot.org/d945gclf/d945gclf.jpg" /><span class="f"><img src="https://av.libreboot.org/d945gclf/d945gclf.jpg" /></span>
|
||||
</center>
|
||||
|
||||
| ***Specifications*** | |
|
||||
|----------------------------|------------------------------------------------|
|
||||
| **Manufacturer** | Intel |
|
||||
| **Name** | D945GCLF/D945GCLF2D |
|
||||
| **Released** | 2008 |
|
||||
| **Chipset** | Intel Calistoga 945GC |
|
||||
| **CPU** | Intel Atom |
|
||||
| **Graphics** | ? |
|
||||
| **Display** | None. |
|
||||
| **Memory** | Up to 2GB |
|
||||
| **Architecture** | x86_64 |
|
||||
| **Original boot firmware** | Intel BIOS |
|
||||
| **Intel ME/AMD PSP** | Not present. |
|
||||
| **Flash chip** | SOIC-8 512KiB |
|
||||
|
||||
```
|
||||
W+: Works without blobs;
|
||||
N: Doesn't work;
|
||||
W*: Works with blobs;
|
||||
U: Untested;
|
||||
P+: Partially works;
|
||||
P*: Partially works with blobs
|
||||
```
|
||||
|
||||
| ***Features*** | | Notes |
|
||||
|----------------|---------------------------------------|-------|
|
||||
| **Internal flashing with original boot firmware** | N | |
|
||||
| **Display** | - | |
|
||||
| **Audio** | W+ | |
|
||||
| **RAM Init** | W+ | |
|
||||
| **External output** | W+ | |
|
||||
| **Display brightness** | - | |
|
||||
|
||||
| ***Payloads supported*** | |
|
||||
|---------------------------|--------------|
|
||||
| **GRUB** | Doesn't work |
|
||||
| **SeaBIOS** | Works |
|
||||
| **SeaBIOS with GRUB** | Doesn't work |
|
||||
</div>
|
||||
If you just want flashing instructions, go to
|
||||
[../install/d945gclf.md](../install/d945gclf.md)
|
||||
|
||||
D945GCLF2D also reported working by a user.
|
||||
|
||||
Introduction
|
||||
============
|
||||
|
||||
This board is a mini-itx desktop board for 2008. It uses an atom 230,
|
||||
which is a singe core CPU but it is hyperthreaded so it appears to have
|
||||
2 thread to the OS. The flash chip is very small, 512KiB, so grub2 does
|
||||
not fit, which is why libreboot has to use seabios on this target. Full
|
||||
disk encryption like on other supported targets will not be possible, so
|
||||
plan accordingly.
|
||||
|
||||
This board has a 945gc chipset which is the desktop equivalent of 945gm
|
||||
which can be found in the Lenovo x60/t60 or macbook2,1. This chipset
|
||||
features an ICH7 southbridge. It has 1 DIMM slot that can accommodate up
|
||||
to 2G of DDR2 RAM.
|
||||
|
||||
Connectivity-wise it has 1 PCI slot, a 10/100 ethernet port, 4 usb slot
|
||||
and 4 usb ports, with one internal header and 2 SATA ports.
|
||||
|
||||
The D945GCLF2 is an upgraded version of this board. The differences are:
|
||||
1 more USB header, 10/100/1000 ethernet and a dual core cpu (also
|
||||
hyperthreaded). Since the board is almost identical (and coreboot code
|
||||
seem to indicate that it works, since MAX\_CPU=4 is set), it is believed
|
||||
that it should also work but this is untested.
|
||||
|
||||
Remarks about vendor bios:
|
||||
--------------------------
|
||||
|
||||
- Without coreboot/libreboot this board is completely useless, since the
|
||||
vendor bios is very bad. It cannot boot from any HDD whether it is
|
||||
connected to the SATA port or USB. With libreboot it works just
|
||||
fine.
|
||||
|
||||
- The vendor bios write protects the flash so it requires external
|
||||
flashing to install libreboot on this device. Once libreboot is
|
||||
flashed there is no problem to update the firmware internally
|
||||
|
||||
Here is an image of the board:\
|
||||
\
|
||||
Here is an image of the D945GCLF2 board:\
|
||||
{width="80%" height="80%"}\
|
||||
And SPI SOIC8 flash chip\
|
||||
{width="50%" height="50%"}
|
||||
|
||||
How to replace thermal paste and fan
|
||||
------------------------------------
|
||||
|
||||
This board comes with very crappy disposable loud fan, that one has no
|
||||
bearings, which can not be repaired or oiled properly, do not waste your
|
||||
time trying to fix it, just buy one chinese same size fan\
|
||||
{width="50%" height="50%"}
|
||||
{width="50%" height="50%"}\
|
||||
Make sure that new one has same wiring\
|
||||
{width="50%" height="50%"}\
|
||||
This is a new one, with bearing and maintenable\
|
||||
{width="50%" height="50%"}
|
||||
{width="50%" height="50%"}\
|
||||
Now remove the both coolers rotating them a bit, slowly, then clean both
|
||||
silicons and both coolers (removing cmos battery first is recommended)\
|
||||
{width="50%" height="50%"}\
|
||||
Put a little bit of non conductive thermal paste on both silicons (only
|
||||
cpu silicon iis shown on that image)\
|
||||
{width="50%" height="50%"}\
|
||||
|
||||
Before assembling new fan, some need new longer screws, make sure having
|
||||
these (on the left is original one, too short for new fan)\
|
||||
{width="50%" height="50%"}\
|
||||
After that, assemble your new fan into CPU cooler\
|
||||
{width="50%" height="50%"}\
|
||||
Finally assemle both coolers on both chips, do not forget put in the CPU
|
||||
fan connector back, and you are done.
|
|
@ -1,15 +1,13 @@
|
|||
---
|
||||
title: Install Libreboot on Dell OptiPlex 9020 SFF/MT (or 7020), or XE2 MT/SFF
|
||||
title: Dell OptiPlex 9020 SFF/MT (and 7020), and XE2 MT/SFF
|
||||
x-toc-enable: true
|
||||
...
|
||||
|
||||
**NOTE: Dell XE2 MT/SFF are also known to work, using the 9020 images. Same
|
||||
motherboards as the 9020 and 7020.**
|
||||
|
||||
**[PLEASE READ THESE INSTRUCTIONS BEFORE INSTALLING](ivy_has_common.md), OR
|
||||
YOU MAY BRICK YOUR MACHINE!! - Please click the link and follow the instructions
|
||||
there, before flashing. For posterity,
|
||||
[here is the link again](ivy_has_common.md).**
|
||||
**[PLEASE READ THESE INSTRUCTIONS BEFORE INSTALLING](../../news/safety.md),
|
||||
OR YOU MIGHT BRICK YOUR MACHINE: [SAFETY PRECAUTIONS](../../news/safety.md)**
|
||||
|
||||
<div class="specs">
|
||||
<center>
|
||||
|
@ -32,27 +30,27 @@ there, before flashing. For posterity,
|
|||
| **CPU** | Intel Haswell |
|
||||
| **Graphics** | Intel HD Graphics |
|
||||
| **Memory** | DDR3 DIMMs (max 32GB, 4x8GB) |
|
||||
| **Architecture** | x86\_64 |
|
||||
| **Architecture** | x86_64 |
|
||||
| **Original boot firmware** | Dell UEFI firmware |
|
||||
| **Intel ME/AMD PSP** | Present. Can be disabled with me\_cleaner. |
|
||||
| **Intel ME/AMD PSP** | Present. Can be disabled with me_cleaner. |
|
||||
| **Flash chip** | 2x SOIC-8, 12MiB (8+4) (96Mbit) |
|
||||
|
||||
|
||||
```
|
||||
W+: Works without vendor firmware;
|
||||
W+: Works without blobs;
|
||||
N: Doesn't work;
|
||||
W*: Works with vendor firmware;
|
||||
W*: Works with blobs;
|
||||
U: Untested;
|
||||
P+: Partially works;
|
||||
P*: Partially works with vendor firmware
|
||||
P*: Partially works with blobs
|
||||
?: UNKNOWN AT THIS TIME
|
||||
```
|
||||
|
||||
| ***Features*** | |
|
||||
|---------------------------------------------------|----|
|
||||
| **Internal flashing with original boot firmware** | W+ |
|
||||
| **Internal flashing with original boot firmware** | ? |
|
||||
| **Display (if Intel GPU)** | W+ |
|
||||
| **Display (discrete GPU, SeaBIOS payload only)** | W* |
|
||||
| **Display (discrete CPU, SeaBIOS payload only)** | W* |
|
||||
| **Audio** | W+ |
|
||||
| **RAM Init** | W+ |
|
||||
|
||||
|
@ -62,61 +60,28 @@ P*: Partially works with vendor firmware
|
|||
| **SeaBIOS** | Works |
|
||||
| **SeaBIOS with GRUB** | Works |
|
||||
</div>
|
||||
|
||||
Open source BIOS/UEFI firmware
|
||||
------------------------------
|
||||
|
||||
This document will teach you how to install Libreboot, on your
|
||||
Dell OptiPlex 9020/7020 SFF/MT or XE2 SFF/MT desktop motherboard.
|
||||
Libreboot is a [Free Software](https://writefreesoftware.org/learn) project
|
||||
that replaces proprietary BIOS/UEFI firmware.
|
||||
Introduction
|
||||
============
|
||||
|
||||
**Unavailable in Libreboot 20240126 or earlier. You must [compile from
|
||||
source](../build/), or use a version newer than Libreboot 20240126**
|
||||
|
||||
Official information about this machine can be found here:
|
||||
Official information about the laptop can be found here:
|
||||
<https://i.dell.com/sites/doccontent/shared-content/data-sheets/en/Documents/optiplex-9020-micro-technical-spec-sheet.pdf>
|
||||
|
||||
ECC memory support
|
||||
------------------
|
||||
|
||||
The 9020 MT/SFF do not have ECC memory support. However:
|
||||
|
||||
### Dell Precision T1700
|
||||
|
||||
The T1700 is a version of the same motherboard, but with ECC support. You
|
||||
can flash the 9020 MT image on this board, and it will boot.
|
||||
|
||||
Please note however that the native raminit (libre raminit) provided by
|
||||
Libreboot does not yet support ECC. You *may* be able to use ECC modules,
|
||||
but you won't actually have functioning ECC.
|
||||
|
||||
ECC support currently requires `mrc.bin`, which is vendor firmware for raminit.
|
||||
Libreboot removed this some time ago, instead favouring only the libre raminit.
|
||||
Patches are welcome, otherwise you can use an older revision of Libreboot
|
||||
with `mrc.bin` if you need ECC; it's unknown whether both the Haswell and
|
||||
Broadwell MRC (the latter works on 9020 MT) both support ECC, so you'll just
|
||||
have to try either. Otherwise, you might simply compile your own custom
|
||||
coreboot configuration for this setup.
|
||||
|
||||
Libreboot's [binary blob reduction policy](../../news/policy.md) is very clear:
|
||||
if a blob *can* be avoided, it must be avoided. Therefore, `mrc.bin` is avoided
|
||||
since the libre raminit works pretty well these days (ECC notwithstanding).
|
||||
|
||||
Buy Libreboot preinstalled
|
||||
--------------------------
|
||||
======================
|
||||
|
||||
You can buy this machine professionally serviced, with Libreboot preinstalled
|
||||
and your choice of Linux/BSD system. Many upgrades are also available. See:
|
||||
|
||||
**Minifree now sells the Libreboot 3050 Micro, instead of the Libreboot
|
||||
9020 SFF. See: <https://minifree.org/product/libreboot-3050-micro/>**
|
||||
<https://minifree.org/product/libreboot-9020/>
|
||||
|
||||
Sales are conducted to provide funding for the Libreboot project. Leah Rowe
|
||||
who runs Minifree, is also Libreboot's founder and lead developer.
|
||||
|
||||
Patch
|
||||
-----
|
||||
=====
|
||||
|
||||
Mate Kukri is the author of the original coreboot port. Thanks go to Kukri.
|
||||
Kukri's patch is here:
|
||||
|
@ -126,61 +91,40 @@ Kukri's patch is here:
|
|||
This patch, at this revision (patchset 31), is what Libreboot uses for this
|
||||
port.
|
||||
|
||||
### QUBES: how to get it working
|
||||
QUBES: how to get it working
|
||||
-------------------
|
||||
|
||||
Qubes requires IOMMU to be turned on. Please now read the next section.
|
||||
Qubes *WILL* work, if you configure Libreboot as directed below, but otherwise
|
||||
it will fail by default. This is because Libreboot *disables the IOMMU by
|
||||
default*, on this board.
|
||||
|
||||
### Graphics cards and IOMMU
|
||||
Graphics cards and IOMMU
|
||||
--------------
|
||||
|
||||
IOMMU is buggy for some reason (we don't know why yet), when you plug in
|
||||
a graphics card. The graphics card simply won't work. On some of them,
|
||||
you can use the console but as soon as you start xorg/wayland, it will just b0rk.
|
||||
you can use the console but as soon as you start xorg, it will just b0rk.
|
||||
|
||||
Current Libreboot revisions *disable IOMMU by default*, on this board. The
|
||||
coreboot code for initialising IOMMU was modified by the Libreboot project, to
|
||||
make it a toggle. IOMMU works fine if you use only Intel graphics.
|
||||
|
||||
If you want to use IOMMU *with a graphics card*, you also can. Use this Linux
|
||||
kernel option at boot:
|
||||
|
||||
intel_iommu=enable,igfx_off
|
||||
|
||||
With the above option, IOMMU is enabled *except* for the Intel GPU. However,
|
||||
Libreboot also *disables the Intel GPU* in coreboot, entirely, when a graphics
|
||||
card is used. With the above option, it's possible that something like Qubes
|
||||
may work, which requires an IOMMU to be turned on.
|
||||
|
||||
If you are using Intel graphics, and not a graphics card, you can ignore the
|
||||
above, and instead fully turn on the IOMMU, without any special kernel options.
|
||||
|
||||
The way coreboot works is this: if vt-d is present on the CPU, it enables an
|
||||
IOMMU, and only if vt-d is present. This is still the behaviour in Libreboot,
|
||||
but Libreboot adds an additional check: if `iommu` is not set in nvram, it
|
||||
defaults to on, but if it's set to disabled, then IOMMU is not initialised.
|
||||
|
||||
### Enable IOMMU
|
||||
|
||||
IOMMU is *disabled by default*, universally, on this board. You can turn it on,
|
||||
by modifying the ROM image prior to flashing, or modifying it prior to
|
||||
re-flashing.
|
||||
|
||||
On all other Haswell boards, LIbreboot enables IOMMU by default. To enable
|
||||
it on the 9020, do this on your ROM:
|
||||
|
||||
nvramtool -C libreboot.rom -w iommu=Enable
|
||||
|
||||
If you're using a graphics card, please make sure to read the above notes
|
||||
about how to use IOMMU; specifically, the part that talks about Linux kernel
|
||||
option `intel_iommu=enable,igfx_off`
|
||||
|
||||
Then flash the ROM image. You can find nvramtool
|
||||
Then flash the ROM image. You can find nvram
|
||||
under `src/coreboot/default/util/nvramtool`. Do this in lbmk if you don't
|
||||
already havse `src/coreboot/default/`:
|
||||
|
||||
./mk -f coreboot default
|
||||
./update trees -f coreboot default
|
||||
|
||||
Then do this:
|
||||
|
||||
|
@ -193,21 +137,27 @@ in [Libreboot flashing instructions](../install/)
|
|||
and [Libreboot external flashing instructions](../install/spi.md).
|
||||
|
||||
NOTE: If IOMMU is enabled, you can still use a graphics card, but you must
|
||||
pass this on the Linux cmdline paramaters: `iommu=off` - or if you need
|
||||
IOMMU (e.g. for Qubes), use `intel_iommu=enable,igfx_off` instead.
|
||||
pass this on the Linux cmdline paramaters: `iommu=off`
|
||||
|
||||
NOTE2: Libreboot uses a *static option table* on all boards that have nvram,
|
||||
which is why you must use the `-C` option on your ROM, to change the static
|
||||
table that is baked into it.
|
||||
|
||||
On current lbmk master, graphics cards *do* work. The option to hide PEG
|
||||
devices from MRC was disabled. Now when you insert a graphics card, the
|
||||
onboard Intel GPU is disabled and the graphics card is used instead.
|
||||
|
||||
Here is an example of the type of errors we got when testing graphics cards
|
||||
with IOMMU enabled:
|
||||
|
||||
<https://av.vimuser.org/error.jpg>
|
||||
|
||||
Make sure to configure your image accordingly.
|
||||
We believe the native MRC replacement may work better on graphics card with
|
||||
IOMMU turned on. This will be enabled in a future Libreboot release, if not
|
||||
already supported.
|
||||
|
||||
### 7020 compatibility
|
||||
7020 compatibility
|
||||
------------------
|
||||
|
||||
7020/9020 MT each have the same motherboard. Flash the 9020 ROM from Libreboot
|
||||
on your 7020, and it will work.
|
||||
|
@ -215,31 +165,25 @@ on your 7020, and it will work.
|
|||
Ditto 7020/9020 SFF, it's the same motherboard. However, Libreboot provides
|
||||
separate targets for MT and SFF.
|
||||
|
||||
### Build ROM image from source
|
||||
Build ROM image from source
|
||||
---------------------------
|
||||
|
||||
For the **20 MT variant (7020 MT and 9020 MT):
|
||||
For the MT variant (7020 MT and 9020 SFF):
|
||||
|
||||
./mk -b coreboot dell9020mt_nri_12mb
|
||||
./build roms dell9020mt_12mb
|
||||
|
||||
For the **20 SFF variant (7020 SFF and 9020 SFF):
|
||||
For the SFF variant (7020 MT and 7020 SFF):
|
||||
|
||||
./mk -b coreboot dell9020sff_nri_12mb
|
||||
./build roms dell9020sff_12mb
|
||||
|
||||
For the T1700 MT variant:
|
||||
|
||||
./mk -b coreboot t1700mt_bmrc_12mb
|
||||
|
||||
For the T1700 SFF variant:
|
||||
|
||||
./mk -b coreboot t1700sff_bmrc_12mb
|
||||
|
||||
It is important that you choose the right one. The MT variant is the full
|
||||
MTX tower.
|
||||
|
||||
Installation
|
||||
------------
|
||||
============
|
||||
|
||||
### Insert binary files
|
||||
Insert binary files
|
||||
-------------------
|
||||
|
||||
If you're using a release ROM, please ensure that you've inserted extra firmware
|
||||
required refer to the [guide](../install/ivy_has_common.md) for that. (failure
|
||||
|
@ -249,33 +193,21 @@ Libreboot's build system automatically downloads and processes these files if
|
|||
you build Libreboot from source, but the same logic that it uses must be re-run
|
||||
if you're using a release image.
|
||||
|
||||
### Set MAC address
|
||||
Set MAC address
|
||||
---------------
|
||||
|
||||
This platform uses an Intel Flash Descriptor, and defines an Intel GbE NVM
|
||||
region. As such, release/build ROMs will contain the same MAC address. To
|
||||
change the MAC address, please read [nvmutil documentation](../install/nvmutil.md).
|
||||
|
||||
### Flash a ROM image (software)
|
||||
Flash a ROM image (software)
|
||||
-----------------
|
||||
|
||||
If you're already running Libreboot, and you don't have flash protection
|
||||
turned on, [internal flashing](../install/) is possible.
|
||||
|
||||
Internal flashing can also be done with the original Dell BIOS, if the
|
||||
SERVICE\_MODE jumper near the PCIe slots is installed. Before flashing,
|
||||
|
||||
rmmod spi-intel-platform
|
||||
|
||||
needs to be run to prevent errors. Once Libreboot is installed, the
|
||||
SERVICE\_MODE jumper can be removed.
|
||||
|
||||
**Note: The Dell BIOS can write EFI variables to flash when shutting
|
||||
down, which could corrupt the newly flashed Libreboot ROM and render
|
||||
the system unusable. To prevent this, after flashing internally from
|
||||
the original Dell BIOS, remove power from the computer instead of
|
||||
shutting it down normally. It's recommended to use a live USB instead
|
||||
of the internal drive to prevent potential filesystem corruption.**
|
||||
|
||||
### Flash a ROM image (hardware)
|
||||
Flash a ROM image (hardware)
|
||||
-----------------
|
||||
|
||||
**REMOVE all power sources and connectors from the machine, before doing this.
|
||||
This is to prevent short circuiting and power surges while flashing.**
|
|
@ -17,7 +17,7 @@ Basically, what you need to do is:
|
|||
laptop came with, if you bought it on ebay for example). Arctic MX-6 is good.
|
||||
* Check that the fan works reliably
|
||||
|
||||
Also: the `intel_pstate` driver can be used to artificially cap CPU speed. See:
|
||||
Also: the `intel_pstate` driver can be used to artifically cap CPU speed. See:
|
||||
|
||||
<https://www.kernel.org/doc/html/v4.12/admin-guide/pm/intel_pstate.html>
|
||||
|
84
site/docs/hardware/e5520.md
Normal file
84
site/docs/hardware/e5520.md
Normal file
|
@ -0,0 +1,84 @@
|
|||
---
|
||||
title: Dell Latitude E5520
|
||||
x-toc-enable: true
|
||||
...
|
||||
|
||||
**Thermal safety**: this machine shuts down very quickly, when the machine
|
||||
exceeds 80c CPU temperature, which is far more conservative than on most
|
||||
laptops (non-Dell ones), so you should make sure that your thermals are
|
||||
excellent. More info available [here](dell_thermal.md). This is a known bug,
|
||||
but otherwise the machine will be mostly stable.
|
||||
|
||||
<div class="specs">
|
||||
<center>
|
||||
Dell Latitude E5520
|
||||
</center>
|
||||
|
||||
| ***Specifications*** | |
|
||||
|----------------------------|------------------------------------------------|
|
||||
| **Manufacturer** | Dell |
|
||||
| **Name** | Latitude E5520 |
|
||||
| **Variants** | E5520 with Intel GPU supported |
|
||||
| **Released** | 2012 |
|
||||
| **Chipset** | Intel Sandy Bridge |
|
||||
| **CPU** | Intel Core i3, i5 or i7 |
|
||||
| **Graphics** | Intel HD 4000 and unsupported Nvidia NVS 5200M |
|
||||
| **Display** | 1366x768/1600x900 TFT |
|
||||
| **Memory** | 4 or 8GB (Upgradable to 16GB) |
|
||||
| **Architecture** | x86_64 |
|
||||
| **EC** | SMSC MEC5055 with proprietary firmware |
|
||||
| **Original boot firmware** | Dell UEFI |
|
||||
| **Intel ME/AMD PSP** | Present, neutered |
|
||||
| **Flash chip** | 2xSOIC-8, 6MiB (4MiB and 2MiB in combination) |
|
||||
|
||||
|
||||
```
|
||||
W+: Works without blobs;
|
||||
N: Doesn't work;
|
||||
W*: Works with blobs;
|
||||
U: Untested;
|
||||
P+: Partially works;
|
||||
P*: Partially works with blobs
|
||||
```
|
||||
|
||||
| ***Features*** | |
|
||||
|---------------------------------------------------|----|
|
||||
| **Internal flashing with original boot firmware** | W+ |
|
||||
| **Display (if Intel GPU)** | W+ |
|
||||
| **Display (if Nvidia GPU)** | U |
|
||||
| **Audio** | W+ |
|
||||
| **RAM Init** | W+ |
|
||||
| **External output** | W+ |
|
||||
| **Display brightness** | P+ |
|
||||
|
||||
| ***Payloads supported*** | |
|
||||
|---------------------------|-----------|
|
||||
| **GRUB** | Works |
|
||||
| **SeaBIOS** | Works |
|
||||
| **SeaBIOS with GRUB** | Works |
|
||||
</div>
|
||||
Introduction
|
||||
============
|
||||
|
||||
**Libreboot 20231021 and releases newer than this have ROMs available for
|
||||
Dell Latitude E5520.**
|
||||
|
||||
ROM images for Dell Latitude E5520 are available for flashing in the Libreboot
|
||||
releases *after* 20230625, or you can compile a ROM image for installation via
|
||||
lbmk, see: [build instructions](../build/)
|
||||
|
||||
Only the Intel GPU variants are supported, currently. All models with Intel GPU
|
||||
are assumed to work.
|
||||
|
||||
Unlike the E6400, this one does require a neutered Intel ME image to run. This
|
||||
means running it through `me_cleaner` before flashing; the Libreboot build
|
||||
system does this automatically, during build, or you can insert a neutered
|
||||
ROM image using the vendor scripts, see guide:
|
||||
|
||||
[Insert vendor files](../install/ivy_has_common.md)
|
||||
|
||||
As with the E6400, this one is flashable in software, from Dell UEFI firmware
|
||||
to Libreboot. Please refer to the installation instructions.
|
||||
|
||||
**To install Libreboot, see: [E5520 installation
|
||||
instructions](../install/e6430.md)**
|
86
site/docs/hardware/e5530.md
Normal file
86
site/docs/hardware/e5530.md
Normal file
|
@ -0,0 +1,86 @@
|
|||
---
|
||||
title: Dell Latitude E5530
|
||||
x-toc-enable: true
|
||||
...
|
||||
|
||||
**Thermal safety**: this machine shuts down very quickly, when the machine
|
||||
exceeds 80c CPU temperature, which is far more conservative than on most
|
||||
laptops (non-Dell ones), so you should make sure that your thermals are
|
||||
excellent. More info available [here](dell_thermal.md). This is a known bug,
|
||||
but otherwise the machine will be mostly stable.
|
||||
|
||||
<div class="specs">
|
||||
<center>
|
||||
Dell Latitude E5530
|
||||
</center>
|
||||
|
||||
| ***Specifications*** | |
|
||||
|----------------------------|------------------------------------------------|
|
||||
| **Manufacturer** | Dell |
|
||||
| **Name** | Latitude E5530 |
|
||||
| **Variants** | E5530 with Intel GPU supported |
|
||||
| **Released** | 2012 |
|
||||
| **Chipset** | Intel Ivy Bridge |
|
||||
| **CPU** | Intel Core i3, i5 or i7 |
|
||||
| **Graphics** | Intel HD 4000 and unsupported Nvidia NVS 5200M |
|
||||
| **Display** | 1366x768/1600x900 TFT |
|
||||
| **Memory** | 4 or 8GB (Upgradable to 16GB) |
|
||||
| **Architecture** | x86_64 |
|
||||
| **EC** | SMSC MEC5055 with proprietary firmware |
|
||||
| **Original boot firmware** | Dell UEFI |
|
||||
| **Intel ME/AMD PSP** | Present, neutered |
|
||||
| **Flash chip** | 2xSOIC-8, 12MiB (8MiB and 4MiB in combination) |
|
||||
|
||||
|
||||
```
|
||||
W+: Works without blobs;
|
||||
N: Doesn't work;
|
||||
W*: Works with blobs;
|
||||
U: Untested;
|
||||
P+: Partially works;
|
||||
P*: Partially works with blobs
|
||||
```
|
||||
|
||||
| ***Features*** | |
|
||||
|---------------------------------------------------|----|
|
||||
| **Internal flashing with original boot firmware** | W+ |
|
||||
| **Display (if Intel GPU)** | W+ |
|
||||
| **Display (if Nvidia GPU)** | U |
|
||||
| **Audio** | W+ |
|
||||
| **RAM Init** | W+ |
|
||||
| **External output** | W+ |
|
||||
| **Display brightness** | P+ |
|
||||
|
||||
| ***Payloads supported*** | |
|
||||
|---------------------------|-----------|
|
||||
| **GRUB** | Works |
|
||||
| **SeaBIOS** | Works |
|
||||
| **SeaBIOS with GRUB** | Works |
|
||||
</div>
|
||||
Introduction
|
||||
============
|
||||
|
||||
**Libreboot 20231021 and releases newer than this have ROMs available for
|
||||
Dell Latitude E5530.**
|
||||
|
||||
ROM images for Dell Latitude E5530 are available for flashing in the Libreboot
|
||||
releases *after* 20230625, or you can compile a ROM image for installation via
|
||||
lbmk, see: [build instructions](../build/)
|
||||
|
||||
Only the Intel GPU variants are supported, currently. All models with Intel GPU
|
||||
are assumed to work.
|
||||
|
||||
Unlike the E6400, this one does require a neutered Intel ME image to run. This
|
||||
means running it through `me_cleaner` before flashing; the Libreboot build
|
||||
system does this automatically, during build, or you can insert a neutered
|
||||
ROM image using the vendor scripts, see guide:
|
||||
|
||||
[Insert vendor files](../install/ivy_has_common.md)
|
||||
|
||||
As with the E6400, this one is flashable in software, from Dell UEFI firmware
|
||||
to Libreboot. Please refer to the installation instructions.
|
||||
|
||||
**To install Libreboot, see: [E5530 installation
|
||||
instructions](../install/e6430.md)**
|
||||
|
||||
Of note: this machine features a Broadnic nic, for ethernet.
|
277
site/docs/hardware/e6400.md
Normal file
277
site/docs/hardware/e6400.md
Normal file
|
@ -0,0 +1,277 @@
|
|||
---
|
||||
title: Dell Latitude E6400
|
||||
x-toc-enable: true
|
||||
...
|
||||
|
||||
**Thermal safety**: this machine shuts down very quickly, when the machine
|
||||
exceeds 80c CPU temperature, which is far more conservative than on most
|
||||
laptops (non-Dell ones), so you should make sure that your thermals are
|
||||
excellent. More info available [here](dell_thermal.md). This is a known bug,
|
||||
but otherwise the machine will be mostly stable.
|
||||
|
||||
<div class="specs">
|
||||
<center>
|
||||
<img tabindex=1 alt="Dell Latitude E6400" class="p" src="https://av.libreboot.org/e6400/e6400-seabios.jpg" /><span class="f"><img src="https://av.libreboot.org/e6400/e6400-seabios.jpg" /></span> <img tabindex=1 alt="Dell Latitude E6400 XFR" class="p" style="max-width:24em" src="https://av.libreboot.org/e6400/e6400xfr-seabios.jpg" /><span class="f"><img src="https://av.libreboot.org/e6400/e6400xfr-seabios.jpg" /></span>
|
||||
</center>
|
||||
|
||||
| ***Specifications*** | |
|
||||
|----------------------------|------------------------------------------------|
|
||||
| **Manufacturer** | Dell |
|
||||
| **Name** | Latitude E6400 |
|
||||
| **Variants** | E6400, E6400 XFR and E6400 ATG are supported |
|
||||
| **Released** | 2009 |
|
||||
| **Chipset** | Intel Cantiga GM45(Intel GPU)/PM45(Nvidia GPU) |
|
||||
| **CPU** | Intel Core 2 Duo (Penryn family). |
|
||||
| **Graphics** | Intel GMA 4500MHD (and NVidia Quadro NVS 160M
|
||||
on some models) |
|
||||
| **Display** | 1280x800/1440x900 TFT |
|
||||
| **Memory** | 2 or 4GB (Upgradable to 8GB) |
|
||||
| **Architecture** | x86_64 |
|
||||
| **EC** | SMSC MEC5035 with proprietary firmware |
|
||||
| **Original boot firmware** | Dell BIOS |
|
||||
| **Intel ME/AMD PSP** | Present. Can be completely disabled. |
|
||||
| **Flash chip** | SOIC-8 4MiB or 2MiB+4MiB |
|
||||
|
||||
|
||||
```
|
||||
W+: Works without blobs;
|
||||
N: Doesn't work;
|
||||
W*: Works with blobs;
|
||||
U: Untested;
|
||||
P+: Partially works;
|
||||
P*: Partially works with blobs
|
||||
```
|
||||
|
||||
| ***Features*** | |
|
||||
|---------------------------------------------------|----|
|
||||
| **Internal flashing with original boot firmware** | W+ |
|
||||
| **Display (if Intel GPU)** | W+ |
|
||||
| **Display (if Nvidia GPU)** | W* |
|
||||
| **Audio** | W+ |
|
||||
| **RAM Init** | W+ |
|
||||
| **External output** | W+ |
|
||||
| **Display brightness** | P+ |
|
||||
|
||||
| ***Payloads supported*** | |
|
||||
|---------------------------|-----------|
|
||||
| **GRUB** | Works |
|
||||
| **SeaBIOS** | Works |
|
||||
| **SeaBIOS with GRUB** | Works |
|
||||
</div>
|
||||
Introduction
|
||||
============
|
||||
|
||||
Known supported variants: E6400, E6400 XFR and E6400 ATG. This page has
|
||||
been updated to include information about Nvidia GPU variants. See news post:
|
||||
[Dell Latitude E6400 XFR support confirmed, plus experimental Nvidia GPU
|
||||
support on E6400 variants](../../news/e6400nvidia.md).
|
||||
|
||||
**To install Libreboot, see: [E6400 installation
|
||||
instructions](../install/e6400.md)**
|
||||
|
||||
ROM images for Dell Latitude E6400 are available for flashing in the Libreboot
|
||||
release 20230423 onwards, or you can compile a ROM image for installation via
|
||||
lbmk, see: [build instructions](../build/)
|
||||
|
||||
There are two possible flash chip sizes for the E6400: 4MiB (32Mbit) or 2+4MiB
|
||||
(16Mbit+32MBit). Libreboot presently supports the 4MiB version, and provides
|
||||
8MiB images for those who upgrade their flash to 8MiB or 16MiB. There appears
|
||||
to be several possible mainboard PCBs for the E6400, which we believe mostly
|
||||
affects the GPU configuration and the number of available SPI flash footprints:
|
||||
|
||||
- LA-3801P: iGPU, possibly dual SPI (however only one may be populated)
|
||||
- LA-3803P: dGPU, dual SPI (however only one may be populated)
|
||||
- LA-3805P: iGPU, single SPI flash (4MiB)
|
||||
- LA-3806P: dGPU, unknown SPI configuration (likely at least 4MiB)
|
||||
|
||||
These PCB numbers can be found either under the black plastic in the RAM slots
|
||||
on the bottom (CPU side) of the board, the top left corner near the VGA port
|
||||
(top side, under the keyboard and palmrest), or near the CPU backplate (only
|
||||
requires removal of the keyboard).
|
||||
|
||||
We believe that all boards will have at least a single 4MiB flash chip,
|
||||
regardless of the number of SPI footprints. This is likely the most common
|
||||
configuration on most available systems. The 2+4MiB configuration likely
|
||||
would have only been used on systems with full Intel ME firmware with AMT
|
||||
functionality, though this configuration has not yet been encountered.
|
||||
|
||||
Most people will want to use the 4MiB images.
|
||||
|
||||
Intel GPU: 100% Free Software is possible
|
||||
---------------
|
||||
|
||||
This is a GM45/PM45 platform, so completely libre initialisation in
|
||||
coreboot is possible, provided by default in Libreboot.
|
||||
|
||||
Management Engine (ME) firmware removed
|
||||
-------------------------
|
||||
|
||||
This port in Libreboot makes use of `ich9gen` from ich9utils, which
|
||||
you can read about in the [ich9utils manual](../install/ich9utils.md) - this
|
||||
creates a no-ME setup. The Intel Management Engine firmware (ME) is completely
|
||||
removed, and the ME disabled, just like on ThinkPad X200, T400 and so on.
|
||||
|
||||
*The E6400 laptops may come with the ME (and sometimes AMT in addition) before
|
||||
flashing libreboot. Dell also sold configurations with the ME completely
|
||||
disabled, identifiable by a yellow sticker reading "3 ME Disabled" inside the
|
||||
bottom panel. This config sets the MeDisable bit in the IFD and sets the ME
|
||||
region almost entirely to 1's, with the occasional 32-bit value (likely not
|
||||
executable). libreboot disables and removes it by using a modified descriptor:
|
||||
see [../install/ich9utils.md](../install/ich9utils.md)*
|
||||
(contains notes, plus instructions)
|
||||
|
||||
Issues pertaining to Nvidia GPU variants
|
||||
========================================
|
||||
|
||||
Copper shim for GPU cooling
|
||||
---------------------------
|
||||
|
||||
NOTE: this section does *not* apply to XFR or ATG variants of E6400, which have
|
||||
a much beefier heatsink by default.
|
||||
|
||||
The *default* heatsink in Nvidia variants of E6400 (regular model) has thermal
|
||||
paste for the CPU, and a thermal *pad* for the GPU. This pad is woefully
|
||||
inadequate, but replacing it with *paste* is a bad idea, because of the gap
|
||||
there would be between heatsink plate and GPU die.
|
||||
|
||||
A solution for this would be to use a *copper shim*, with paste on each side,
|
||||
to replace the thermal pad.
|
||||
|
||||
This eBay seller seems to make and sell a lot of copper shims, specifically
|
||||
for E6400:
|
||||
|
||||
**SELLER LINK REMOVED.** - one will not be re-added. Putting ebay links on the
|
||||
Libreboot site is folly, because they disappear. Just search for it and see if
|
||||
you can find one for purchase. It's literally just a small bit of copper cut
|
||||
smooth to just the right size. Actually, there's a lot of engineering behind
|
||||
that, but installation is very simple, and any decent seller will provide
|
||||
guidance.
|
||||
|
||||
If you buy one of those, could you measure it? Tell Libreboot the dimensions.
|
||||
Get in touch with us. It would be nice to know precise specs, but that seller
|
||||
provides what you need. If you find similar listings elsewhere, please also
|
||||
let us know.
|
||||
|
||||
The shim will greatly reduce GPU temperatures, and probably improve performance
|
||||
due to less GPU throttling as a result of heat.
|
||||
|
||||
Nouveau(in Linux) currently broken
|
||||
----------------------------------
|
||||
|
||||
Nouveau is the libre driver in Linux, for Nvidia graphics. Nvidia themselves
|
||||
do not provide binary drivers anymore, for these GPUs. It crashes in Linux,
|
||||
when you try to start Xorg (Wayland is untested).
|
||||
|
||||
If you're booting an Nvidia variant in Linux, boot Linux with
|
||||
the `nomodeset` kernel option at boot time. This means that graphics are
|
||||
rendered in software.
|
||||
|
||||
Development discussion, for Nvidia variants of E6400, is available here:
|
||||
|
||||
<https://codeberg.org/libreboot/lbmk/issues/14>
|
||||
|
||||
OpenBSD's Nvidia driver works perfectly
|
||||
---------------------------------------
|
||||
|
||||
OpenBSD 7.3 was tested, on my Nvidia-model E6400, and Xorg works OK with
|
||||
the `nv` driver.
|
||||
|
||||
<img tabindex=1 class="l" style="max-width:35%" src="https://av.libreboot.org/openbsd.jpg" /><span class="f"><img src="https://av.libreboot.org/openbsd.jpg" /></span>
|
||||
|
||||
See: <https://www.openbsd.org/>
|
||||
|
||||
OpenBSD is a complete free 4.4BSD Unix operating system focused on portability,
|
||||
security and *code correctness*. It's quite useable for most day to day tasks.
|
||||
|
||||
You can find information in Libreboot about BSD operating systems on the
|
||||
main guide:
|
||||
|
||||
* [BSD Operating Systems](../bsd/)
|
||||
|
||||
FreeBSD and newer Linux (e.g. Archlinux) untested!
|
||||
--------------------------------------------------
|
||||
|
||||
FreeBSD has not yet been tested, as far as we know, but it should work.
|
||||
|
||||
[Testers needed! Please get in touch!](../maintain/testing.html)
|
||||
|
||||
**At the time of writing this post, FreeBSD
|
||||
and newer Linux have not yet been tested** (I plan to test *Arch Linux*), but
|
||||
the older Linux/Mesa version in Debian 11.6 works just fine in the Dell BIOS,
|
||||
and I've confirmed that it uses the exact same Video BIOS Option ROM.
|
||||
|
||||
Desktop environment / window manager on OpenBSD + Performance notes
|
||||
-------------------------------------------------------------------
|
||||
|
||||
TODO: This section could probably be moved to its own section. It's not really
|
||||
relevant to Libreboot per se, but it may help a few people.
|
||||
|
||||
Again, Linux's nouveau driver is currently broken. I've been playing with my
|
||||
E6400 (nvidia model) for a while and I've found that these things are a *must*
|
||||
for performance (the machine otherwise lags, openbsd's `nv` driver isn't quite
|
||||
as good as nouveau, when the nouveau one works that is):
|
||||
|
||||
* Use a lightweight desktop environment like LXQt, or lightweight window
|
||||
manager (OpenBSD has `cwm` in base, and it's excellent)
|
||||
* Install `obsdfreqd` which scales down the CPU speed during idle state; the
|
||||
GPU has a poor thermal pad for cooling and so if the CPU is running hot,
|
||||
that doesn't bode well for GPU temperatures either, and the GPU is likely
|
||||
lagging due to heat:
|
||||
|
||||
How to install `obsdfreqd`:
|
||||
|
||||
pkg_add obsdfreqd
|
||||
rcctl enable obsdfreqd
|
||||
|
||||
Now, before you start it, make sure `apmd` is disabled; it can be used, but
|
||||
not with the `-A` flag:
|
||||
|
||||
rcctl stop apmd
|
||||
rcctl disable apmd
|
||||
|
||||
Now start obsdfreqd:
|
||||
|
||||
rcctl start obsdfreqd
|
||||
|
||||
You will be well served to perform the copper shim mod, for GPU cooling.
|
||||
With `obsdfreqd`, your laptop will run much cooler. This is generally a good
|
||||
idea anyway, especially on laptops, to save electricity.
|
||||
|
||||
Of course, there are many tweaks that you can do to OpenBSD but the key is:
|
||||
don't use heavy bloated software. The term *lightweight* is misleading anyway;
|
||||
if the software does its job efficiently, and you're happy with it, then it is
|
||||
by definition superior for your purposes. So, "lightweight" is simply a word
|
||||
for "efficient" in many contexts. We should encourage the use and development
|
||||
of highly efficient software that runs more smoothly on old machines. The
|
||||
elitist attitude of *just buy a new computer* is quite damaging; re-use is
|
||||
always better, when that is feasible and safe. The power of BSD (and Linux) is
|
||||
precisely that you can tweak it to get the most use out of older hardware..
|
||||
|
||||
Another nice hint: higher resolution video like 1080p 60fps or above won't
|
||||
play smoothly at all in a web browser. In testing at least on OpenBSD 7.3,
|
||||
Firefox seems to have the best performance among all the web browsers, at least
|
||||
when I used it. Anything 720p 30/60fps will work ~OK.
|
||||
|
||||
For YouTube, you could use yt-dlp, which is available in ports, and use mpv to
|
||||
stream via yt-dlp. Or download manually with yt-dlp and play offline. See:
|
||||
|
||||
<https://github.com/yt-dlp/yt-dlp>
|
||||
|
||||
<https://mpv.io/>
|
||||
|
||||
Another hint: for watching youtube in the browser, Invidious works quite well.
|
||||
It's a frontend that lets you view it by proxy, and there are many instances
|
||||
of it online. For a list of instances, see:
|
||||
|
||||
<https://redirect.invidious.io/>
|
||||
|
||||
Unlike youtube.com, watching youtube via invidious works even with JavaScript
|
||||
turned off in the browser. You can use it to also search YouTube, and then
|
||||
paste the youtube.com link into yt-dlp or mpv; Invidious websites themselves
|
||||
also often provide a download button for videos.
|
||||
|
||||
The yt-dlp software may also work on a few other websites besides YouTube.
|
||||
Running with JavaScript turned *off* is generally recommended for performance,
|
||||
especially on slower machines, turning it on only when you need it. Many
|
||||
websites are just full of junk nowadays.
|
||||
|
84
site/docs/hardware/e6420.md
Normal file
84
site/docs/hardware/e6420.md
Normal file
|
@ -0,0 +1,84 @@
|
|||
---
|
||||
title: Dell Latitude E6420
|
||||
x-toc-enable: true
|
||||
...
|
||||
|
||||
**Thermal safety**: this machine shuts down very quickly, when the machine
|
||||
exceeds 80c CPU temperature, which is far more conservative than on most
|
||||
laptops (non-Dell ones), so you should make sure that your thermals are
|
||||
excellent. More info available [here](dell_thermal.md). This is a known bug,
|
||||
but otherwise the machine will be mostly stable.
|
||||
|
||||
<div class="specs">
|
||||
<center>
|
||||
Dell Latitude E6420
|
||||
</center>
|
||||
|
||||
| ***Specifications*** | |
|
||||
|----------------------------|------------------------------------------------|
|
||||
| **Manufacturer** | Dell |
|
||||
| **Name** | Latitude E6420 |
|
||||
| **Variants** | E6420 with Intel GPU supported |
|
||||
| **Released** | 2012 |
|
||||
| **Chipset** | Intel Sandy Bridge |
|
||||
| **CPU** | Intel Core i3, i5 or i7 |
|
||||
| **Graphics** | Intel HD 4000 and unsupported Nvidia NVS 5200M |
|
||||
| **Display** | 1366x768/1600x900 TFT |
|
||||
| **Memory** | 4 or 8GB (Upgradable to 16GB) |
|
||||
| **Architecture** | x86_64 |
|
||||
| **EC** | SMSC MEC5055 with proprietary firmware |
|
||||
| **Original boot firmware** | Dell UEFI |
|
||||
| **Intel ME/AMD PSP** | Present, neutered |
|
||||
| **Flash chip** | 2xSOIC-8, 6MiB (4MiB and 2MiB in combination) |
|
||||
|
||||
|
||||
```
|
||||
W+: Works without blobs;
|
||||
N: Doesn't work;
|
||||
W*: Works with blobs;
|
||||
U: Untested;
|
||||
P+: Partially works;
|
||||
P*: Partially works with blobs
|
||||
```
|
||||
|
||||
| ***Features*** | |
|
||||
|---------------------------------------------------|----|
|
||||
| **Internal flashing with original boot firmware** | W+ |
|
||||
| **Display (if Intel GPU)** | W+ |
|
||||
| **Display (if Nvidia GPU)** | U |
|
||||
| **Audio** | W+ |
|
||||
| **RAM Init** | W+ |
|
||||
| **External output** | W+ |
|
||||
| **Display brightness** | P+ |
|
||||
|
||||
| ***Payloads supported*** | |
|
||||
|---------------------------|-----------|
|
||||
| **GRUB** | Works |
|
||||
| **SeaBIOS** | Works |
|
||||
| **SeaBIOS with GRUB** | Works |
|
||||
</div>
|
||||
Introduction
|
||||
============
|
||||
|
||||
**Libreboot 20231021 and releases newer than this have ROMs available for
|
||||
Dell Latitude E6420.**
|
||||
|
||||
ROM images for Dell Latitude E6420 are available for flashing in the Libreboot
|
||||
releases *after* 20230625, or you can compile a ROM image for installation via
|
||||
lbmk, see: [build instructions](../build/)
|
||||
|
||||
Only the Intel GPU variants are supported, currently. All models with Intel GPU
|
||||
are assumed to work.
|
||||
|
||||
Unlike the E6400, this one does require a neutered Intel ME image to run. This
|
||||
means running it through `me_cleaner` before flashing; the Libreboot build
|
||||
system does this automatically, during build, or you can insert a neutered
|
||||
ROM image using the vendor scripts, see guide:
|
||||
|
||||
[Insert vendor files](../install/ivy_has_common.md)
|
||||
|
||||
As with the E6400, this one is flashable in software, from Dell UEFI firmware
|
||||
to Libreboot. Please refer to the installation instructions.
|
||||
|
||||
**To install Libreboot, see: [E6420 installation
|
||||
instructions](../install/e6430.md)**
|
84
site/docs/hardware/e6430.md
Normal file
84
site/docs/hardware/e6430.md
Normal file
|
@ -0,0 +1,84 @@
|
|||
---
|
||||
title: Dell Latitude E6430
|
||||
x-toc-enable: true
|
||||
...
|
||||
|
||||
**Thermal safety**: this machine shuts down very quickly, when the machine
|
||||
exceeds 80c CPU temperature, which is far more conservative than on most
|
||||
laptops (non-Dell ones), so you should make sure that your thermals are
|
||||
excellent. More info available [here](dell_thermal.md). This is a known bug,
|
||||
but the machine will otherwise be mostly stable.
|
||||
|
||||
<div class="specs">
|
||||
<center>
|
||||
Dell Latitude E6430
|
||||
</center>
|
||||
|
||||
| ***Specifications*** | |
|
||||
|----------------------------|------------------------------------------------|
|
||||
| **Manufacturer** | Dell |
|
||||
| **Name** | Latitude E6430 |
|
||||
| **Variants** | E6430 with Intel GPU supported |
|
||||
| **Released** | 2012 |
|
||||
| **Chipset** | Intel Ivy Bridge |
|
||||
| **CPU** | Intel Core i3, i5 or i7 |
|
||||
| **Graphics** | Intel HD 4000 and unsupported Nvidia NVS 5200M |
|
||||
| **Display** | 1366x768/1600x900 TFT |
|
||||
| **Memory** | 4 or 8GB (Upgradable to 16GB) |
|
||||
| **Architecture** | x86_64 |
|
||||
| **EC** | SMSC MEC5055 with proprietary firmware |
|
||||
| **Original boot firmware** | Dell UEFI |
|
||||
| **Intel ME/AMD PSP** | Present, neutered |
|
||||
| **Flash chip** | 2xSOIC-8, 12MiB (8MiB and 4MiB in combination) |
|
||||
|
||||
|
||||
```
|
||||
W+: Works without blobs;
|
||||
N: Doesn't work;
|
||||
W*: Works with blobs;
|
||||
U: Untested;
|
||||
P+: Partially works;
|
||||
P*: Partially works with blobs
|
||||
```
|
||||
|
||||
| ***Features*** | |
|
||||
|---------------------------------------------------|----|
|
||||
| **Internal flashing with original boot firmware** | W+ |
|
||||
| **Display (if Intel GPU)** | W+ |
|
||||
| **Display (if Nvidia GPU)** | U |
|
||||
| **Audio** | W+ |
|
||||
| **RAM Init** | W+ |
|
||||
| **External output** | W+ |
|
||||
| **Display brightness** | P+ |
|
||||
|
||||
| ***Payloads supported*** | |
|
||||
|---------------------------|-----------|
|
||||
| **GRUB** | Works |
|
||||
| **SeaBIOS** | Works |
|
||||
| **SeaBIOS with GRUB** | Works |
|
||||
</div>
|
||||
Introduction
|
||||
============
|
||||
|
||||
**Libreboot 20231021 and releases newer than this have ROMs available for
|
||||
Dell Latitude E6430.**
|
||||
|
||||
ROM images for Dell Latitude E6430 are available for flashing in the Libreboot
|
||||
releases *after* 20230625, or you can compile a ROM image for installation via
|
||||
lbmk, see: [build instructions](../build/)
|
||||
|
||||
Only the Intel GPU variants are supported, currently. All models with Intel GPU
|
||||
are assumed to work.
|
||||
|
||||
Unlike the E6400, this one does require a neutered Intel ME image to run. This
|
||||
means running it through `me_cleaner` before flashing; the Libreboot build
|
||||
system does this automatically, during build, or you can insert a neutered
|
||||
ROM image using the vendor scripts, see guide:
|
||||
|
||||
[Insert vendor files](../install/ivy_has_common.md)
|
||||
|
||||
As with the E6400, this one is flashable in software, from Dell UEFI firmware
|
||||
to Libreboot. Please refer to the installation instructions.
|
||||
|
||||
**To install Libreboot, see: [E6430 installation
|
||||
instructions](../install/e6430.md)**
|
84
site/docs/hardware/e6520.md
Normal file
84
site/docs/hardware/e6520.md
Normal file
|
@ -0,0 +1,84 @@
|
|||
---
|
||||
title: Dell Latitude E6520
|
||||
x-toc-enable: true
|
||||
...
|
||||
|
||||
**Thermal safety**: this machine shuts down very quickly, when the machine
|
||||
exceeds 80c CPU temperature, which is far more conservative than on most
|
||||
laptops (non-Dell ones), so you should make sure that your thermals are
|
||||
excellent. More info available [here](dell_thermal.md). This is a known bug,
|
||||
but the machine will otherwise be mostly stable.
|
||||
|
||||
<div class="specs">
|
||||
<center>
|
||||
Dell Latitude E6520
|
||||
</center>
|
||||
|
||||
| ***Specifications*** | |
|
||||
|----------------------------|------------------------------------------------|
|
||||
| **Manufacturer** | Dell |
|
||||
| **Name** | Latitude E6520 |
|
||||
| **Variants** | E6520 with Intel GPU supported |
|
||||
| **Released** | 2012 |
|
||||
| **Chipset** | Intel Sandy Bridge |
|
||||
| **CPU** | Intel Core i3, i5 or i7 |
|
||||
| **Graphics** | Intel HD 4000 and unsupported Nvidia NVS 5200M |
|
||||
| **Display** | 1366x768/1600x900 TFT |
|
||||
| **Memory** | 4 or 8GB (Upgradable to 16GB) |
|
||||
| **Architecture** | x86_64 |
|
||||
| **EC** | SMSC MEC5055 with proprietary firmware |
|
||||
| **Original boot firmware** | Dell UEFI |
|
||||
| **Intel ME/AMD PSP** | Present, neutered |
|
||||
| **Flash chip** | 2xSOIC-8, 6MiB (4MiB and 2MiB in combination) |
|
||||
|
||||
|
||||
```
|
||||
W+: Works without blobs;
|
||||
N: Doesn't work;
|
||||
W*: Works with blobs;
|
||||
U: Untested;
|
||||
P+: Partially works;
|
||||
P*: Partially works with blobs
|
||||
```
|
||||
|
||||
| ***Features*** | |
|
||||
|---------------------------------------------------|----|
|
||||
| **Internal flashing with original boot firmware** | W+ |
|
||||
| **Display (if Intel GPU)** | W+ |
|
||||
| **Display (if Nvidia GPU)** | U |
|
||||
| **Audio** | W+ |
|
||||
| **RAM Init** | W+ |
|
||||
| **External output** | W+ |
|
||||
| **Display brightness** | P+ |
|
||||
|
||||
| ***Payloads supported*** | |
|
||||
|---------------------------|-----------|
|
||||
| **GRUB** | Works |
|
||||
| **SeaBIOS** | Works |
|
||||
| **SeaBIOS with GRUB** | Works |
|
||||
</div>
|
||||
Introduction
|
||||
============
|
||||
|
||||
**Libreboot 20231021 and releases newer than this have ROMs available for
|
||||
Dell Latitude E6520.**
|
||||
|
||||
ROM images for Dell Latitude E6520 are available for flashing in the Libreboot
|
||||
releases *after* 20230625, or you can compile a ROM image for installation via
|
||||
lbmk, see: [build instructions](../build/)
|
||||
|
||||
Only the Intel GPU variants are supported, currently. All models with Intel GPU
|
||||
are assumed to work.
|
||||
|
||||
Unlike the E6400, this one does require a neutered Intel ME image to run. This
|
||||
means running it through `me_cleaner` before flashing; the Libreboot build
|
||||
system does this automatically, during build, or you can insert a neutered
|
||||
ROM image using the vendor scripts, see guide:
|
||||
|
||||
[Insert vendor files](../install/ivy_has_common.md)
|
||||
|
||||
As with the E6400, this one is flashable in software, from Dell UEFI firmware
|
||||
to Libreboot. Please refer to the installation instructions.
|
||||
|
||||
**To install Libreboot, see: [E6520 installation
|
||||
instructions](../install/e6430.md)**
|
84
site/docs/hardware/e6530.md
Normal file
84
site/docs/hardware/e6530.md
Normal file
|
@ -0,0 +1,84 @@
|
|||
---
|
||||
title: Dell Latitude E6530
|
||||
x-toc-enable: true
|
||||
...
|
||||
|
||||
**Thermal safety**: this machine shuts down very quickly, when the machine
|
||||
exceeds 80c CPU temperature, which is far more conservative than on most
|
||||
laptops (non-Dell ones), so you should make sure that your thermals are
|
||||
excellent. More info available [here](dell_thermal.md). This is a known bug,
|
||||
but the machine will otherwise be mostly stable.
|
||||
|
||||
<div class="specs">
|
||||
<center>
|
||||
Dell Latitude E6530
|
||||
</center>
|
||||
|
||||
| ***Specifications*** | |
|
||||
|----------------------------|------------------------------------------------|
|
||||
| **Manufacturer** | Dell |
|
||||
| **Name** | Latitude E6530 |
|
||||
| **Variants** | E6530 with Intel GPU supported |
|
||||
| **Released** | 2012 |
|
||||
| **Chipset** | Intel Ivy Bridge |
|
||||
| **CPU** | Intel Core i3, i5 or i7 |
|
||||
| **Graphics** | Intel HD 4000 and unsupported Nvidia NVS 5200M |
|
||||
| **Display** | 1366x768/1600x900 TFT |
|
||||
| **Memory** | 4 or 8GB (Upgradable to 16GB) |
|
||||
| **Architecture** | x86_64 |
|
||||
| **EC** | SMSC MEC5055 with proprietary firmware |
|
||||
| **Original boot firmware** | Dell UEFI |
|
||||
| **Intel ME/AMD PSP** | Present, neutered |
|
||||
| **Flash chip** | 2xSOIC-8, 12MiB (8MiB and 4MiB in combination) |
|
||||
|
||||
|
||||
```
|
||||
W+: Works without blobs;
|
||||
N: Doesn't work;
|
||||
W*: Works with blobs;
|
||||
U: Untested;
|
||||
P+: Partially works;
|
||||
P*: Partially works with blobs
|
||||
```
|
||||
|
||||
| ***Features*** | |
|
||||
|---------------------------------------------------|----|
|
||||
| **Internal flashing with original boot firmware** | W+ |
|
||||
| **Display (if Intel GPU)** | W+ |
|
||||
| **Display (if Nvidia GPU)** | U |
|
||||
| **Audio** | W+ |
|
||||
| **RAM Init** | W+ |
|
||||
| **External output** | W+ |
|
||||
| **Display brightness** | P+ |
|
||||
|
||||
| ***Payloads supported*** | |
|
||||
|---------------------------|-----------|
|
||||
| **GRUB** | Works |
|
||||
| **SeaBIOS** | Works |
|
||||
| **SeaBIOS with GRUB** | Works |
|
||||
</div>
|
||||
Introduction
|
||||
============
|
||||
|
||||
**Libreboot 20231021 and releases newer than this have ROMs available for
|
||||
Dell Latitude E6530.**
|
||||
|
||||
ROM images for Dell Latitude E6530 are available for flashing in the Libreboot
|
||||
releases *after* 20230625, or you can compile a ROM image for installation via
|
||||
lbmk, see: [build instructions](../build/)
|
||||
|
||||
Only the Intel GPU variants are supported, currently. All models with Intel GPU
|
||||
are assumed to work.
|
||||
|
||||
Unlike the E6400, this one does require a neutered Intel ME image to run. This
|
||||
means running it through `me_cleaner` before flashing; the Libreboot build
|
||||
system does this automatically, during build, or you can insert a neutered
|
||||
ROM image using the vendor scripts, see guide:
|
||||
|
||||
[Insert vendor files](../install/ivy_has_common.md)
|
||||
|
||||
As with the E6400, this one is flashable in software, from Dell UEFI firmware
|
||||
to Libreboot. Please refer to the installation instructions.
|
||||
|
||||
**To install Libreboot, see: [E6530 installation
|
||||
instructions](../install/e6430.md)**
|
104
site/docs/hardware/ga-g41m-es2l.md
Normal file
104
site/docs/hardware/ga-g41m-es2l.md
Normal file
|
@ -0,0 +1,104 @@
|
|||
---
|
||||
title: Gigabyte GA-G41M-ES2L desktop board
|
||||
...
|
||||
|
||||
<div class="specs">
|
||||
<center>
|
||||
GA-G41M-ES2L
|
||||
</center>
|
||||
|
||||
| ***Specifications*** | |
|
||||
|----------------------------|------------------------------------------------|
|
||||
| **Manufacturer** | Gigabyte |
|
||||
| **Name** | GA-G41M-ES2L |
|
||||
| **Released** | 2009 |
|
||||
| **Chipset** | Intel G41 |
|
||||
| **CPU** | Intel Core 2 Extreme/Quad/Duo,
|
||||
Pentium Extreme/D/4 Extreme/4/Celeron |
|
||||
| **Graphics** | Integrated |
|
||||
| **Display** | None. |
|
||||
| **Memory** | Up to 16GB |
|
||||
| **Architecture** | x86_64 |
|
||||
| **Original boot firmware** | AWARD BIOS |
|
||||
| **Intel ME/AMD PSP** | Present. Can be disabled |
|
||||
| **Flash chip** | 2x8Mbit |
|
||||
|
||||
```
|
||||
W+: Works without blobs;
|
||||
N: Doesn't work;
|
||||
W*: Works with blobs;
|
||||
U: Untested;
|
||||
P+: Partially works;
|
||||
P*: Partially works with blobs
|
||||
```
|
||||
|
||||
| ***Features*** | |
|
||||
|----------------|---------------------------------------|
|
||||
| **Internal flashing with original boot firmware** | W+ |
|
||||
| **Display** | - |
|
||||
| **Audio** | W+ |
|
||||
| **RAM Init** | P+ |
|
||||
| **External output** | P+ |
|
||||
| **Display brightness** | - |
|
||||
|
||||
| ***Payloads supported*** | |
|
||||
|---------------------------|-------|
|
||||
| **GRUB** | Slow! |
|
||||
| **SeaBIOS** | Works |
|
||||
| **SeaBIOS with GRUB** | Works |
|
||||
</div>
|
||||
This is a desktop board using intel hardware (circa \~2009, ICH7
|
||||
southbridge, similar performance-wise to the ThinkPad X200. It can make
|
||||
for quite a nifty desktop. Powered by libreboot.
|
||||
|
||||
As of Libreboot release 20221214, only SeaBIOS payload is provided in ROMs
|
||||
for this board. According to user reports, they work quite well. GRUB was
|
||||
always buggy on this board, so it was removed from lbmk.
|
||||
|
||||
IDE on the board is untested, but it might be possible to use a SATA HDD
|
||||
using an IDE SATA adapter. The SATA ports do work, but it's IDE emulation. The
|
||||
emulation is slow in DMA mode sia SeaBIOS, so SeaBIOS is configured to use PIO
|
||||
mode on this board. This SeaBIOS configuration does not affect the Linux kernel.
|
||||
|
||||
You need to set a custom MAC address in Linux for the NIC to work.
|
||||
In /etc/network/interfaces on debian-based systems like Debian or
|
||||
Devuan, this would be in the entry for your NIC:\
|
||||
hwaddress ether macaddressgoeshere
|
||||
|
||||
Alternatively:
|
||||
|
||||
cbfstool libreboot.rom extract -n rt8168-macaddress -f rt8168-macaddress
|
||||
|
||||
Modify the MAC address in the file `rt8168-macaddress` and then:
|
||||
|
||||
cbfstool libreboot.rom remove -n rt8168-macaddress
|
||||
cbfstool libreboot.rom add -f rt8168-macaddress -n rt8168-macaddress -t raw
|
||||
|
||||
Now you have a different MAC address hardcoded. In the above example, the ROM
|
||||
image is named `libreboot.rom` for your board. You can find cbfstool
|
||||
under `cbutils/` after running the following command
|
||||
in the build system:
|
||||
|
||||
./update trees -b coreboot utils
|
||||
|
||||
You can learn more about using the build system, lbmk, here:\
|
||||
[libreboot build instructions](../build/)
|
||||
|
||||
Flashing instructions can be found at
|
||||
[../install/](../install/)
|
||||
|
||||
RAM
|
||||
---
|
||||
|
||||
**This board is very picky with RAM. If it doesn't boot, try an EHCI debug
|
||||
dongle, serial usb adapter and null modem cable, or spkmodem, to get a
|
||||
coreboot log to see if it passed raminit.**
|
||||
|
||||
Kingston 8 GiB Kit KVR800D2N6/8G with Elpida Chips E2108ABSE-8G-E
|
||||
|
||||
this is a 2x4GB setup and these work quite well, according to a user on IRC.
|
||||
|
||||
Nanya NT2GT64U8HD0BY-AD with 2 GiB of NT5TU128M8DE-AD chips works too.
|
||||
|
||||
Many other modules will probably work just fine, but raminit is very picky on
|
||||
this board. Your mileage *will* fluctuate, wildly.
|
|
@ -1,12 +1,10 @@
|
|||
---
|
||||
title: Install Libreboot on HP EliteBook 2170p
|
||||
title: HP EliteBook 2170p
|
||||
x-toc-enable: true
|
||||
...
|
||||
|
||||
**[PLEASE READ THESE INSTRUCTIONS BEFORE INSTALLING](ivy_has_common.md), OR
|
||||
YOU MAY BRICK YOUR MACHINE!! - Please click the link and follow the instructions
|
||||
there, before flashing. For posterity,
|
||||
[here is the link again](ivy_has_common.md).**
|
||||
**[PLEASE READ THESE INSTRUCTIONS BEFORE INSTALLING](../../news/safety.md),
|
||||
OR YOU MIGHT BRICK YOUR MACHINE: [SAFETY PRECAUTIONS](../../news/safety.md)**
|
||||
|
||||
<div class="specs">
|
||||
<center>
|
||||
|
@ -24,20 +22,20 @@ there, before flashing. For posterity,
|
|||
| **Graphics** | Intel HD Graphics 4000 |
|
||||
| **Display** | 1366x768 11.6" TFT |
|
||||
| **Memory** | Two slots, max 8GB/slot (2x16GB), DDR3/sodimm |
|
||||
| **Architecture** | x86\_64 |
|
||||
| **Architecture** | x86_64 |
|
||||
| **EC** | SMSC KBC1126, proprietary (in main boot flash) |
|
||||
| **Original boot firmware** | HP UEFI firmware |
|
||||
| **Intel ME/AMD PSP** | Present. Can be disabled with me\_cleaner. |
|
||||
| **Intel ME/AMD PSP** | Present. Can be disabled with me_cleaner. |
|
||||
| **Flash chip** | SOIC-8 16MiB (128Mbit), in a socket |
|
||||
|
||||
|
||||
```
|
||||
W+: Works without vendor firmware;
|
||||
W+: Works without blobs;
|
||||
N: Doesn't work;
|
||||
W*: Works with vendor firmware;
|
||||
W*: Works with blobs;
|
||||
U: Untested;
|
||||
P+: Partially works;
|
||||
P*: Partially works with vendor firmware
|
||||
P*: Partially works with blobs
|
||||
```
|
||||
|
||||
| ***Features*** | |
|
||||
|
@ -55,49 +53,52 @@ P*: Partially works with vendor firmware
|
|||
| **SeaBIOS** | Works |
|
||||
| **SeaBIOS with GRUB** | Works |
|
||||
</div>
|
||||
|
||||
Open source BIOS/UEFI firmware
|
||||
------------------------------
|
||||
|
||||
This document will teach you how to install Libreboot, on your
|
||||
HP EliteBook 2170p laptop motherboard.
|
||||
Libreboot is a [Free Software](https://writefreesoftware.org/learn) project
|
||||
that replaces proprietary BIOS/UEFI firmware.
|
||||
Introduction
|
||||
============
|
||||
|
||||
This is a portable, 11.6" Ivy Bridge platform from HP. More information is
|
||||
available on the [coreboot
|
||||
documentation](https://doc.coreboot.org/mainboard/hp/2170p.html).
|
||||
documentation](https://doc.coreboot.org/mainboard/hp/2170p.html) - that page
|
||||
said (on 16 August 2023) that GRUB hangs due to the `at_keyboard` module, but
|
||||
this is no longer true; it's
|
||||
[fixed](https://git.savannah.gnu.org/cgit/grub.git/commit/?id=830456a6e3b6ac92d10f9261177722a308652a1a)
|
||||
in the latest GRUB revisions, and Libreboot's version of GRUB contains this fix.
|
||||
|
||||
**Unavailable in Libreboot 20230625 or earlier. You must [compile from
|
||||
source](../build/), or use at least Libreboot 20231021.**
|
||||
|
||||
### Build ROM image from source
|
||||
Build ROM image from source
|
||||
---------------------------
|
||||
|
||||
The build target, when building from source, is thus:
|
||||
|
||||
./mk -b coreboot hp2170p_16mb
|
||||
./build roms hp2170p_16mb
|
||||
|
||||
Install Libreboot
|
||||
-----------------
|
||||
Installation
|
||||
============
|
||||
|
||||
### Insert binary files
|
||||
Insert binary files
|
||||
-------------------
|
||||
|
||||
If you're using a release ROM, please ensure that you've inserted extra firmware
|
||||
required refer to the [guide](../install/ivy_has_common.md) for that. (failure
|
||||
to adhere to this advice will result in a bricked machine)
|
||||
|
||||
### Set MAC address
|
||||
Set MAC address
|
||||
---------------
|
||||
|
||||
This platform uses an Intel Flash Descriptor, and defines an Intel GbE NVM
|
||||
region. As such, release/build ROMs will contain the same MAC address. To
|
||||
change the MAC address, please read [nvmutil documentation](../install/nvmutil.md).
|
||||
|
||||
### Flash a ROM image (software)
|
||||
Flash a ROM image (software)
|
||||
-----------------
|
||||
|
||||
If you're already running Libreboot, and you don't have flash protection
|
||||
turned on, [internal flashing](../install/) is possible.
|
||||
|
||||
### Flash a ROM image (hardware)
|
||||
Flash a ROM image (hardware)
|
||||
-----------------
|
||||
|
||||
**REMOVE all power sources like battery, charger and so on, before doing this.
|
||||
This is to prevent short circuiting and power surges while flashing; although
|
|
@ -1,12 +1,10 @@
|
|||
---
|
||||
title: Install Libreboot on HP EliteBook 2560p
|
||||
title: HP EliteBook 2560p
|
||||
x-toc-enable: true
|
||||
...
|
||||
|
||||
**[PLEASE READ THESE INSTRUCTIONS BEFORE INSTALLING](ivy_has_common.md), OR
|
||||
YOU MAY BRICK YOUR MACHINE!! - Please click the link and follow the instructions
|
||||
there, before flashing. For posterity,
|
||||
[here is the link again](ivy_has_common.md).**
|
||||
**[PLEASE READ THESE INSTRUCTIONS BEFORE INSTALLING](../../news/safety.md),
|
||||
OR YOU MIGHT BRICK YOUR MACHINE: [SAFETY PRECAUTIONS](../../news/safety.md)**
|
||||
|
||||
<div class="specs">
|
||||
<center>
|
||||
|
@ -36,13 +34,23 @@ there, before flashing. For posterity,
|
|||
| **SeaBIOS with GRUB** | Works |
|
||||
</div>
|
||||
|
||||
Open source BIOS/UEFI firmware
|
||||
-------------------------
|
||||
|
||||
This document will teach you how to install Libreboot, on your
|
||||
HP EliteBook 2560p laptop motherboard.
|
||||
Libreboot is a [Free Software](https://writefreesoftware.org/learn) project
|
||||
that replaces proprietary BIOS/UEFI firmware.
|
||||
BROKEN WIFI
|
||||
===========
|
||||
|
||||
Wifi is broken in current revisions. This is because hardware `rfkill` is set,
|
||||
and pressing the button combo to enable wifi doesn't work; we believe that the
|
||||
EC is sending rfkill. We do not yet know how to enable it, at least as of
|
||||
Libreboot 202405xx.
|
||||
|
||||
Introduction
|
||||
============
|
||||
|
||||
Libreboot has support for this, in the Git repository and release versions
|
||||
from Libreboot 20230423 onwards.
|
||||
|
||||
Brief board info
|
||||
----------------
|
||||
|
||||
HP EliteBook 2560p is a 12.5" laptop you can read more about here:
|
||||
|
||||
|
@ -51,10 +59,25 @@ HP EliteBook 2560p is a 12.5" laptop you can read more about here:
|
|||
Installation of Libreboot
|
||||
-------------------------
|
||||
|
||||
Coreboot also has some information:
|
||||
You can actually just compile the Libreboot ROM for this, and flash the
|
||||
entire ROM, then flash it. The *coreboot* project proper, has information
|
||||
about this:
|
||||
|
||||
<https://doc.coreboot.org/mainboard/hp/2560p.html#programming>
|
||||
|
||||
Refer to the coreboot guide for flashing instructions, and you can build the
|
||||
images for it in Libreboot like so:
|
||||
|
||||
./build roms hp2560p_8mb
|
||||
|
||||
More information about building ROM images can be found in
|
||||
the [build guide](../build/).
|
||||
|
||||
This is a *Sandybridge* board which means that a neutered ME image is required
|
||||
if you wish to flash the ME region. Libreboot's build system automatically
|
||||
downloads, neuters (using `me_cleaner`) and inserts this if compiling from
|
||||
source.
|
||||
|
||||
If you're using *Libreboot release* ROM images, the ME image has been scrubbed
|
||||
and you must re-insert it. Use the information on this guide to know how
|
||||
to do that:
|
||||
|
@ -62,7 +85,9 @@ to do that:
|
|||
[Insert vendor files on Intel Sandybridge/Ivybridge/Haswell
|
||||
platforms](../install/ivy_has_common.md)
|
||||
|
||||
Make sure to set the MAC address in the flash:
|
||||
You may also wish to change the *default MAC address* if you're planning to
|
||||
use the onboard Intel Gigabit Ethernet. You can do this using the information
|
||||
in the same guide linked above, or read the nvmutil manual:
|
||||
|
||||
[Modify MAC addresses with nvmutil](../install/nvmutil.md).
|
||||
|
||||
Refer to the [Libreboot flashing guides](../install/spi.md)
|
128
site/docs/hardware/hp2570p.md
Normal file
128
site/docs/hardware/hp2570p.md
Normal file
|
@ -0,0 +1,128 @@
|
|||
---
|
||||
title: HP EliteBook 2570p
|
||||
x-toc-enable: true
|
||||
...
|
||||
|
||||
**[PLEASE READ THESE INSTRUCTIONS BEFORE INSTALLING](../../news/safety.md),
|
||||
OR YOU MIGHT BRICK YOUR MACHINE: [SAFETY PRECAUTIONS](../../news/safety.md)**
|
||||
|
||||
<div class="specs">
|
||||
<center>
|
||||
HP EliteBook 2570p
|
||||
</center>
|
||||
|
||||
| ***Specifications*** | |
|
||||
|---------------------------|-----------------------------------|
|
||||
| **Manufacturer** | HP |
|
||||
| **Name** | EliteBook 2570p |
|
||||
| **Released** | 2012 |
|
||||
| **Chipset** | Intel QM77 |
|
||||
| **CPU** | Intel Ivy Bridge, socketed |
|
||||
| **Graphics** | Intel HD Graphics |
|
||||
| **Display** | 12.5" 1366x768 |
|
||||
| **Memory** | Up to 16GB (2x8GB) |
|
||||
| **Architecture** | x86_64 |
|
||||
| **EC** | KBC1126, proprietary |
|
||||
| **Intel ME/AMD PSP** | Present, neutered |
|
||||
| **Flash chip** | SOIC-16 16MiB |
|
||||
|
||||
|
||||
| ***Payloads supported*** | |
|
||||
|---------------------------|-------|
|
||||
| **GRUB** | Works |
|
||||
| **SeaBIOS** | Works |
|
||||
| **SeaBIOS with GRUB** | Works |
|
||||
</div>
|
||||
|
||||
|
||||
Introduction
|
||||
============
|
||||
|
||||
Libreboot has support for this, in the Git repository and release versions
|
||||
after (but not including) 20230423.
|
||||
|
||||
Brief board info
|
||||
----------------
|
||||
|
||||
HP EliteBook 2570p is a 12.5" laptop very similar to the 2560p.
|
||||
The only real difference seems to be that this shipped with Ivy Bridge
|
||||
processors rather than Sandy Bridge, and has an USB 3.0 port.
|
||||
|
||||
You can read more specifications directly from HP:
|
||||
|
||||
<https://support.hp.com/us-en/document/c03412731>
|
||||
|
||||
The following is tested and confirmed working
|
||||
thanks to `Johan Ehnberg (johan@molnix.com)`:
|
||||
|
||||
- Native raminit with 2+2 (matched or unmatched), 2+8 or 8+8 GiB RAM
|
||||
- SeaBIOS and GRUB (booted Devuan and Ubuntu) (corebootfb+txtmode)
|
||||
- S3 suspend to RAM
|
||||
- Backlight control
|
||||
- 2.5" SATA SSD
|
||||
- Optical drive slot
|
||||
- Gigabit Ethernet
|
||||
- Mini-PCIe Wi-Fi
|
||||
- SD card reader
|
||||
- Bluetooth
|
||||
- Touchpad
|
||||
- Headphone jack, speakers and microphone
|
||||
- Webcam
|
||||
- Docking station: all ports except that weird extension port tested,
|
||||
hotplug and unplug work
|
||||
- VGA & DisplayPort
|
||||
- Fn combos, mute button
|
||||
- "Launch browser" button: worked one day, not other.
|
||||
Probably just not configured in OS.
|
||||
|
||||
These were visible on lsusb, but no further tests were performed:
|
||||
|
||||
- Fingerprint sensor
|
||||
- Smart card reader
|
||||
- WWAN (3G modem)
|
||||
|
||||
Untested:
|
||||
|
||||
- Trackpoint (not present on cheap aftermarket keyboard tested)
|
||||
- ExpressCard
|
||||
- eSATA & mSATA (believed to work based on coreboot comments)
|
||||
|
||||
Not working:
|
||||
|
||||
- Radio button
|
||||
|
||||
Installation of Libreboot
|
||||
-------------------------
|
||||
|
||||
You can actually just compile the Libreboot ROM for this, and flash the
|
||||
entire ROM. The process is the same as 2560p, except you probably have
|
||||
a SOIC-16 chip instead of SOIC-8. Follow these instructions:
|
||||
|
||||
<https://doc.coreboot.org/mainboard/hp/2560p.html#programming>
|
||||
|
||||
Refer to that coreboot guide for flashing instructions, and you can
|
||||
build the images for it in Libreboot like so:
|
||||
|
||||
./build roms hp2570p_16mb
|
||||
|
||||
More information about building ROM images can be found in
|
||||
the [build guide](../build/).
|
||||
|
||||
This is an *Ivy Bridge* board which means that a neutered ME image is required
|
||||
if you wish to flash the ME region. Libreboot's build system automatically
|
||||
downloads, neuters (using `me_cleaner`) and inserts this if compiling from
|
||||
source.
|
||||
|
||||
If you're using *Libreboot release* ROM images, the ME image has been scrubbed
|
||||
and you must re-insert it. Use the information on this guide to know how
|
||||
to do that:
|
||||
|
||||
[Insert vendor files on Intel Sandybridge/Ivybridge/Haswell
|
||||
platforms](../install/ivy_has_common.md)
|
||||
|
||||
You may also wish to change the *default MAC address* if you're planning to
|
||||
use the onboard Intel Gigabit Ethernet. You can do this using the information
|
||||
in the same guide linked above, or read the nvmutil manual:
|
||||
|
||||
[Modify MAC addresses with nvmutil](../install/nvmutil.md).
|
||||
|
|
@ -1,12 +1,10 @@
|
|||
---
|
||||
title: Install Libreboot on HP Elite 8200 SFF/MT and 6200 Pro Business
|
||||
title: HP Elite 8200 SFF/MT and 6200 Pro Business
|
||||
x-toc-enable: true
|
||||
...
|
||||
|
||||
**[PLEASE READ THESE INSTRUCTIONS BEFORE INSTALLING](ivy_has_common.md), OR
|
||||
YOU MAY BRICK YOUR MACHINE!! - Please click the link and follow the instructions
|
||||
there, before flashing. For posterity,
|
||||
[here is the link again](ivy_has_common.md).**
|
||||
**[PLEASE READ THESE INSTRUCTIONS BEFORE INSTALLING](../../news/safety.md),
|
||||
OR YOU MIGHT BRICK YOUR MACHINE: [SAFETY PRECAUTIONS](../../news/safety.md)**
|
||||
|
||||
<div class="specs">
|
||||
<center>
|
||||
|
@ -23,17 +21,17 @@ there, before flashing. For posterity,
|
|||
| **CPU** | Intel Sandy/Ivy Bridge |
|
||||
| **Graphics** | Intel HD Graphics or PCI-e low profile card |
|
||||
| **Memory** | Up to 32GB (4x8GB) |
|
||||
| **Architecture** | x86\_64 |
|
||||
| **Architecture** | x86_64 |
|
||||
| **Intel ME/AMD PSP** | Present, neutered |
|
||||
| **Flash chip** | SOIC-8 8MiB |
|
||||
|
||||
```
|
||||
W+: Works without vendor firmware;
|
||||
W+: Works without blobs;
|
||||
N: Doesn't work;
|
||||
W*: Works with vendor firmware;
|
||||
W*: Works with blobs;
|
||||
U: Untested;
|
||||
P+: Partially works;
|
||||
P*: Partially works with vendor firmware
|
||||
P*: Partially works with blobs
|
||||
```
|
||||
|
||||
| ***Features*** | |
|
||||
|
@ -51,18 +49,14 @@ P*: Partially works with vendor firmware
|
|||
| **SeaBIOS with GRUB** | Works |
|
||||
</div>
|
||||
|
||||
Open source BIOS/UEFI firmware
|
||||
------------------------------
|
||||
|
||||
This document will teach you how to install Libreboot, on your
|
||||
HP Elite 8200 SFF desktop motherboard.
|
||||
Libreboot is a [Free Software](https://writefreesoftware.org/learn) project
|
||||
that replaces proprietary BIOS/UEFI firmware.
|
||||
Introduction
|
||||
============
|
||||
|
||||
Libreboot has support for this, in the Git repository and release versions
|
||||
from 20230423 onwards.
|
||||
|
||||
### Brief board info
|
||||
Brief board info
|
||||
----------------
|
||||
|
||||
HP Elite 8200 SFF is a small-form-factor desktop of Intel Sandybridge platform
|
||||
which you can read more about here:
|
||||
|
@ -77,15 +71,7 @@ Here's the [Technical Reference Manual](https://web.archive.org/web/201601091432
|
|||
This system supports Ivy Bridge processors too. The original BIOS
|
||||
won't even POST with those, but with Libreboot they work fully.
|
||||
|
||||
Disable security before flashing
|
||||
--------------------------------
|
||||
|
||||
Before internal flashing, you must first disable `/dev/mem` protections. Make
|
||||
sure to re-enable them after you're finished.
|
||||
|
||||
See: [Disabling /dev/mem protection](../install/devmem.md)
|
||||
|
||||
Install Libreboot
|
||||
Installation of Libreboot
|
||||
-------------------------
|
||||
|
||||
You can actually just compile the Libreboot ROM for this, and flash the
|
||||
|
@ -102,7 +88,7 @@ to recover from an unbootable BIOS:
|
|||
|
||||
You can build the images for it in Libreboot like so:
|
||||
|
||||
./mk -b coreboot hp8200sff_8mb
|
||||
./build roms hp8200sff_8mb
|
||||
|
||||
More information about building ROM images can be found in
|
||||
the [build guide](../build/).
|
||||
|
@ -152,10 +138,12 @@ between the pins until you can see the normal BIOS boot screen.
|
|||
|
||||

|
||||
|
||||
**NOTE: Libreboot standardises on [flashprog](https://flashprog.org/wiki/Flashprog)
|
||||
Boot into an OS supported by flashprog. On Linux, make sure you add the
|
||||
kernel parameter **iomem=relaxed** which disables memory protections that
|
||||
prevent BIOS flashing.
|
||||
|
||||
NOTE: Libreboot standardises on [flashprog](https://flashprog.org/wiki/Flashprog)
|
||||
now, as of 27 January 2024, which is a fork of flashrom.
|
||||
The reason why was explained, in
|
||||
the [Libreboot 20240225 release](../../news/libreboot20240225.md#flashprog-now-used-instead-of-flashrom)**
|
||||
|
||||
Now, run this command:
|
||||
|
||||
|
@ -166,7 +154,7 @@ Pin-Strap is set". If it doesn't, start again from the beginning.
|
|||
|
||||
Now build the **4** MiB Libreboot image.
|
||||
|
||||
./mk -b coreboot hp8200sff_4mb
|
||||
./build roms hp8200sff_4mb
|
||||
|
||||
More information about building ROM images can be found in
|
||||
the [build guide](../build/).
|
||||
|
@ -191,7 +179,7 @@ Power off the computer. Make sure to power off, rebooting is not enough!
|
|||
|
||||
Power on the computer.
|
||||
Now we can flash the full 8 MiB image. Boot to an OS with flashprog
|
||||
again.
|
||||
again. On linux, remember the **iomem=relaxed** kernel parameter.
|
||||
|
||||
NOTE: Libreboot standardises on [flashprog](https://flashprog.org/wiki/Flashprog)
|
||||
now, as of 27 January 2024, which is a fork of flashrom.
|
||||
|
@ -274,7 +262,7 @@ the *ROM* by using the `-C` option in nvramtool. You can find this under the
|
|||
directory `src/coreboot/default/util/nvramtool` when downloading coreboot inside
|
||||
of lbmk by running the command:
|
||||
|
||||
./mk -f coreboot default
|
||||
./update trees -f coreboot default
|
||||
|
||||
Go in there and type `make` to build nvramtool. Simply run nvramtool without
|
||||
arguments, and it will show a list of options.
|
330
site/docs/hardware/hp820g2.md
Normal file
330
site/docs/hardware/hp820g2.md
Normal file
|
@ -0,0 +1,330 @@
|
|||
---
|
||||
title: HP EliteBook 820 G2
|
||||
x-toc-enable: true
|
||||
...
|
||||
|
||||
**[PLEASE READ THESE INSTRUCTIONS BEFORE INSTALLING](../../news/safety.md),
|
||||
OR YOU MIGHT BRICK YOUR MACHINE: [SAFETY PRECAUTIONS](../../news/safety.md)**
|
||||
|
||||
<div class="specs">
|
||||
<center>
|
||||
<img tabindex=1 alt="HP EliteBook 820 G2" class="p" src="https://av.libreboot.org/hp820g2/hp820g2.jpg" /><span class="f"><img src="https://av.libreboot.org/hp820g2/hp820g2.jpg" /></span>
|
||||
<img tabindex=1 alt="HP EliteBook 820 G2" class="p" src="https://av.libreboot.org/hp820g2/hp820g2_lid.jpg" /><span class="f"><img src="https://av.libreboot.org/hp820g2/hp820g2_lid.jpg" /></span>
|
||||
<br/>
|
||||
<img tabindex=1 alt="HP EliteBook 820 G2" class="p" src="https://av.libreboot.org/hp820g2/hp820g2_ports1.jpg" /><span class="f"><img src="https://av.libreboot.org/hp820g2/hp820g2_ports1.jpg" /></span>
|
||||
<img tabindex=1 alt="HP EliteBook 820 G2" class="p" src="https://av.libreboot.org/hp820g2/hp820g2_ports2.jpg" /><span class="f"><img src="https://av.libreboot.org/hp820g2/hp820g2_ports2.jpg" /></span>
|
||||
<br/>
|
||||
</center>
|
||||
|
||||
| ***Specifications*** | |
|
||||
|----------------------------|------------------------------------------------|
|
||||
| **Manufacturer** | HP |
|
||||
| **Name** | EliteBook 820 G2 |
|
||||
| **Variants** | EliteBook 820 G2 |
|
||||
| **Released** | 2014 |
|
||||
| **Chipset** | 5th gen (Broadwell, SoC) |
|
||||
| **CPU** | Intel i5-5200U, i5-5300U, i7-5500U, i7-5600U |
|
||||
| **Graphics** | Intel HD 5500 graphics (libre initialisation) |
|
||||
| **Display** | 14" 1366x768 or 1920x1080 TFT |
|
||||
| **Memory** | Two slots, max 16GB/slot (32GB), DDR3/SODIMM |
|
||||
| **Architecture** | x86_64 |
|
||||
| **EC** | SMSC MEC1324 in main boot flash |
|
||||
| **Original boot firmware** | HP UEFI firmware |
|
||||
| **Intel ME/AMD PSP** | Present. Can be disabled with me_cleaner. |
|
||||
| **Flash chip** | SOIC-8 16MiB 128Mbit, 12MiB usable by coreboot |
|
||||
|
||||
|
||||
```
|
||||
W+: Works without blobs;
|
||||
N: Doesn't work;
|
||||
W*: Works with blobs;
|
||||
U: Untested;
|
||||
P+: Partially works;
|
||||
P*: Partially works with blobs
|
||||
```
|
||||
|
||||
| ***Features*** | |
|
||||
|---------------------------------------------------|----|
|
||||
| **Internal flashing with original boot firmware** | N |
|
||||
| **Display (if Intel GPU)** | W+ |
|
||||
| **Audio** | W+ |
|
||||
| **RAM Init** | W+ |
|
||||
| **External output** | W+ |
|
||||
| **Display brightness** | W+ |
|
||||
|
||||
| ***Payloads supported*** | |
|
||||
|---------------------------|-----------|
|
||||
| **GRUB** | Works |
|
||||
| **SeaBIOS** | Works |
|
||||
| **SeaBIOS with GRUB** | Works |
|
||||
</div>
|
||||
|
||||
Full hardware specifications can be found on HP's own website:
|
||||
|
||||
<https://support.hp.com/gb-en/document/c04543492>
|
||||
|
||||
Introduction
|
||||
============
|
||||
|
||||
**Unavailable in Libreboot 20231106 or earlier. You must [compile from
|
||||
source](../build/), or use a release newer than 20231106.**
|
||||
|
||||
This is a beastly 12.5" Broadwell machine from HP, the main benefit of which is
|
||||
greater power efficiency (compared to Ivybridge and Haswell platforms), while
|
||||
offering similar CPU performance but much higher graphics performance.
|
||||
|
||||
Variants exist with either Intel Core i5-5200U, i5-5300U, i7-5500U or
|
||||
i7-5600U and it comes with a plethora of ports; 3x USB 3.0, DisplayPort (which
|
||||
can do 4K 60Hz), a VGA port, can be expanded to 32GB RAM, has *3* slots which
|
||||
can take SSDs (PCIe, M2 and regular SATA), also has a side dock connector (for
|
||||
a docking station). The screen is eDP type and can be upgraded to 1920x1080.
|
||||
|
||||
This is a nice portable machine, with very reasonable performance. Most people
|
||||
should be very satisfied with it, in daily use. It is widely available in
|
||||
online market places. This page will tell you how to flash it!
|
||||
|
||||
All variants of this mainboard will come with Intel HD 5500 graphics, which has
|
||||
completely free software initialisation in coreboot, provided by *libgfxinit*.
|
||||
|
||||
Build ROM image from source
|
||||
---------------------------
|
||||
|
||||
First, install the build dependencies and initialise git, using the
|
||||
instructions in [building from source](../build/). Unless you're using a
|
||||
release after Libreboot 20231106, you *must* use the latest `lbmk.git`.
|
||||
|
||||
The build target, when building from source, is thus:
|
||||
|
||||
./build roms hp820g2_12mb
|
||||
|
||||
NOTE: The actual flash is 16MB, but you must flash only the first 12MB of it.
|
||||
The ROM images provided by Libreboot are 12MB.
|
||||
|
||||
There is a separate 2MB *system* flash that you must *erase*, prior to
|
||||
installing Libreboot. This, along with Libreboot's modified IFD, bypasses
|
||||
the security (HP Sure Start) that the vendor put there, allowing you to
|
||||
use coreboot-based firmware such as Libreboot.
|
||||
|
||||
Installation
|
||||
============
|
||||
|
||||
Insert binary files
|
||||
-------------------
|
||||
|
||||
If you're using a release ROM, please ensure that you've inserted extra firmware
|
||||
required refer to the [guide](../install/ivy_has_common.md) for that. (**failure
|
||||
to adhere to this advice will result in a bricked machine**)
|
||||
|
||||
If you're *building* from source (using lbmk), the steps takes above are done
|
||||
for you automatically, inserting all of the required files. The above link is
|
||||
only relevant for *release* images, which lack some of these files.
|
||||
|
||||
Set MAC address
|
||||
---------------
|
||||
|
||||
This platform uses an Intel Flash Descriptor, and defines an Intel GbE NVM
|
||||
region. As such, release/build ROMs will contain the same MAC address. To
|
||||
change the MAC address, please read [nvmutil documentation](../install/nvmutil.md).
|
||||
|
||||
Update an existing Libreboot installation
|
||||
-----------------
|
||||
|
||||
<img class="l" tabindex=1 alt="HP EliteBook 820 G2" class="p" src="https://av.libreboot.org/hp820g2/hp820g2_backlit.jpg" /><span class="f"><img src="https://av.libreboot.org/hp820g2/hp820g2_backlit.jpg" /></span>
|
||||
|
||||
NOTE: This section only applies if you haven't enabled write protection. You
|
||||
can otherwise use the external flashing instructions (see below) for both the
|
||||
initial installation and updates, but for updates you don't need to re-erase
|
||||
the private flash, if it was already erased.
|
||||
|
||||
If you're already running Libreboot, and you don't have flash protection
|
||||
turned on, [internal flashing](../install/) is possible, but please note:
|
||||
|
||||
You must *only* flash the first 12MB, and nothing in the final 4MB of the flash.
|
||||
This is because the EC firmware is in flash, and we don't touch that during
|
||||
initial installation or during updates.
|
||||
|
||||
Update it like so:
|
||||
|
||||
Create a dummy 16MB ROM like so:
|
||||
|
||||
```
|
||||
dd if=/dev/zero of=new.bin bs=16M count=1
|
||||
```
|
||||
|
||||
Then insert your 12MB Libreboot ROM image into the dummy file:
|
||||
|
||||
```
|
||||
dd if=libreboot.rom of=new.bin bs=12M count=1 conv=notrunc
|
||||
```
|
||||
|
||||
The `libreboot.rom` file is the 12MB image from Libreboot. The `new.bin`
|
||||
file is the Libreboot ROM, padded to 16MB. You will not flash the entire 16MB
|
||||
file, but flashprog detects a 16MB flash IC. This just makes flashrom not
|
||||
complain about mismatching ROM/chip size.
|
||||
|
||||
NOTE: Libreboot standardises on [flashprog](https://flashprog.org/wiki/Flashprog)
|
||||
now, as of 27 January 2024, which is a fork of flashrom.
|
||||
|
||||
You should flash each region individually:
|
||||
|
||||
```
|
||||
flashprog -p internal --ifd -i gbe -w new.bin --noverify-all
|
||||
flashprog -p internal --ifd -i bios -w new.bin --noverify-all
|
||||
flashprog -p internal --ifd -i me -w new.bin --noverify-all
|
||||
flashprog -p internal --ifd -i ifd -w new.bin --noverify-all
|
||||
```
|
||||
|
||||
NOTE: The `--ifd` option uses the regions defined in the *flashed* IFD, so
|
||||
they must match the ROM. You can otherwise dump a layout file and use that,
|
||||
using the instructions below (using `-l layout.txt` instead of `--ifd`).
|
||||
|
||||
NOTE: If you already did an installation before, and you don't want to
|
||||
[change the MAC address](../install/nvmutil.html) stored in the gbe region,
|
||||
you can skip the gbe/ifd/me regions as above, and flash just the BIOS region.
|
||||
|
||||
NOTE: Use of `--ifd` requires flashrom 1.2 or higher. If you have an older
|
||||
version, or you don't have `--ifd`, you could instead do:
|
||||
|
||||
```
|
||||
ifdtool -f layout.txt libreboot.rom
|
||||
```
|
||||
|
||||
Then, instead of `--ifd` you would use `-l layout.txt`.
|
||||
|
||||
ALSO: The `--ifd` option makes flashrom flash regions based on what's in
|
||||
the *current* flashed IFD.
|
||||
|
||||
Flashing Libreboot first time (hardware)
|
||||
========================================
|
||||
|
||||
**PLEASE ENSURE that you dump a copy of both flash ICs (system flash and
|
||||
private flash). Take two dumps of each, and make sure each has two good hashes.
|
||||
This is because there are certain files that, while you may not need for a
|
||||
regular Libreboot installation, may be useful for recovery purposes. You have
|
||||
been warned!**
|
||||
|
||||
This section is relevant to you if you're still running the original HP
|
||||
firmware. You must [flash externally](../install/spi.md).
|
||||
|
||||
Take stock of these further notes, because there are extra steps that you
|
||||
must take.
|
||||
|
||||
HP Sure Start
|
||||
-------------
|
||||
|
||||
There is a 16MB flash and a 2MB flash. Read this page for info:
|
||||
<https://doc.coreboot.org/mainboard/hp/hp_sure_start.html>
|
||||
|
||||
The page makes it seem more complicated than necessary, from a user's point
|
||||
of view. What you really need to do is just erase the 2MB flash IC, and flash
|
||||
only the first 12MB of the 16MB flash IC. A photo is shown below. Consult
|
||||
the [SPI flashing guide](../install/spi.md) and act as if you were flashing,
|
||||
but leave out `-w libreboot.rom` (don't write an image), and instead
|
||||
use the `--erase` option, with your clip connected to the private flash (2MB
|
||||
flash IC).
|
||||
|
||||
You might want to dump the private flash first, just in case (use `-r priv.rom`
|
||||
or whatever filename you want to dump to, and take two dumps, ensuring that
|
||||
the hashes match). The private (2MB) flash is inaccessible from your OS. The
|
||||
system stores hashes of the IFD, GbE and a copy of IFD/GbE in private flash,
|
||||
restoring them if they were modified, but erasing the private flash disables
|
||||
this security mechanism.
|
||||
|
||||
Here is a photo of the board, with the flashes:
|
||||
|
||||

|
||||
|
||||
HP bootblock
|
||||
------------
|
||||
|
||||
See: <https://doc.coreboot.org/mainboard/hp/elitebook_820_g2.html?highlight=elitebook>
|
||||
|
||||
In this page it talks about HP's own bootblock and EC firmware. These are in
|
||||
the final 4MB of the flash. You must *not* modify these, because you will brick
|
||||
your machine unless the IFD is modified;
|
||||
|
||||
This is why Libreboot provides 12MB images. The IFD in Libreboot is modified, as
|
||||
per this coreboot documentation, to make the BIOS region *end* at the last byte
|
||||
of the first 12MB in flash, bypassing HP's security entirely. In other words,
|
||||
you can run whatever you want (such as Libreboot) in the first 12MB of flash,
|
||||
so long as the upper 4MB is untouched and the private 2MB flash has been erased.
|
||||
|
||||
With Libreboot's modified IFD, HP's own bootblock is never executed, but the
|
||||
EC firmware *is*, and must be left alone. You do not to insert it in your
|
||||
Libreboot ROM because it's already in flash, within that last 4MB.
|
||||
|
||||
Flash a ROM image (hardware)
|
||||
-----------------
|
||||
|
||||
**REMOVE all power sources like battery, charger and so on, before doing this.
|
||||
This is to prevent short circuiting and power surges while flashing.**
|
||||
|
||||
For general information, please refer to [25xx NOR flash
|
||||
instructions](../install/spi.md).
|
||||
|
||||
Remove the bottom cover via the latch, and the flashes are accessible.
|
||||
First, dump both flashes for backup, using the `-r` option (instead of `-w`)
|
||||
in flashrom. Two dumps of each flash, make sure both dumps match for each chip.
|
||||
|
||||
We will assume that your system flash (16MB) dump is named `dump.bin`. This is
|
||||
the dump of your 16MB flash, containing HP's firmware, including the final
|
||||
bootblock and EC firmware.
|
||||
|
||||
This gives you everything, including the final 4MB. Now insert your new ROM
|
||||
into a copy of `dump.bin`:
|
||||
|
||||
```
|
||||
cp -R dump.bin new.bin
|
||||
dd if=libreboot.rom of=new.bin bs=12M count=1 conv=notrunc
|
||||
```
|
||||
|
||||
Flash `new.bin` to system flash (16MB IC) using the `-w` option in flashrom,
|
||||
and erase the private (2MB) flash IC,
|
||||
using the `--erase` option (instead of `-w filename.rom`) in flashrom.
|
||||
|
||||
In the above example, you replaced the first 12MB of the HP dump with that of
|
||||
your Libreboot image, but leaving the final 4MB intact which contains the EC
|
||||
firmware. Libreboot's custom IFD sets everything so that all regions, from
|
||||
IFD to GbE, ME and then BIOS region, exist within the first 12MB of flash.
|
||||
This makes the machine boot from the end of the 12MB section, containing the
|
||||
coreboot bootblock, instead of the HP bootblock (which is never executed but
|
||||
must remain intact).
|
||||
|
||||
It's very important that you *erase* the 2MB flash. Be careful *not* to
|
||||
erase the system (16MB flash). This is yet another reason why you should keep
|
||||
a backup of both flash ICs, just in case (dumped using `-r` in flashrom).
|
||||
|
||||

|
||||
|
||||

|
||||
|
||||
And that's all. Refer to other documents on Libreboot's website for how
|
||||
to handle Linux/BSD systems and generally use your machine.
|
||||
|
||||
TPM 2.0 potentially supported
|
||||
==============================
|
||||
|
||||
The onboard TPM is an SLB 9660, which supports TPM 1.2 but it is known to be
|
||||
compatible with TPM 2.0 via firmware upgrade. Although not yet tested, we have
|
||||
some notes about that here:
|
||||
|
||||
[../../tasks/#hp-820-g2-tpm](../../tasks/#hp-820-g2-tpm)
|
||||
|
||||
Not yet used meaningfully by Libreboot itself, but the TPM can be used to
|
||||
implement things like measured boot.
|
||||
|
||||
References
|
||||
==========
|
||||
|
||||
See: <https://doc.coreboot.org/soc/intel/broadwell/blobs.html>
|
||||
|
||||
Libreboot's build system automatically pulls down the MRC/refcode files, and
|
||||
modifies the refcode to enable the onboard Intel Gigabit Ethernet (GbE). You
|
||||
don't need to mess with this at all, when you build Libreboot yourself.
|
||||
|
||||
You can see how this works, by looking at the patch which added 820 G2 support:
|
||||
<https://browse.libreboot.org/lbmk.git/commit/?id=401c0882aaec059eab62b5ce467d3efbc1472d1f>
|
||||
|
||||
If you're using release builds, the MRC, refcode and (neutered) ME images are
|
||||
missing from flash, and must be re-inserted, using the instructions
|
||||
on [this page](../install/ivy_has_common.md).
|
|
@ -1,12 +1,10 @@
|
|||
---
|
||||
title: Install Libreboot HP Compaq Elite 8300 USDT
|
||||
title: HP Compaq Elite 8300 USDT
|
||||
x-toc-enable: true
|
||||
...
|
||||
|
||||
**[PLEASE READ THESE INSTRUCTIONS BEFORE INSTALLING](ivy_has_common.md), OR
|
||||
YOU MAY BRICK YOUR MACHINE!! - Please click the link and follow the instructions
|
||||
there, before flashing. For posterity,
|
||||
[here is the link again](ivy_has_common.md).**
|
||||
**[PLEASE READ THESE INSTRUCTIONS BEFORE INSTALLING](../../news/safety.md),
|
||||
OR YOU MIGHT BRICK YOUR MACHINE: [SAFETY PRECAUTIONS](../../news/safety.md)**
|
||||
|
||||
<div class="specs">
|
||||
<center>
|
||||
|
@ -26,12 +24,7 @@ there, before flashing. For posterity,
|
|||
| **Intel ME/AMD PSP** | Present, neutered |
|
||||
| **Flash chip** | SOIC-16 16MiB |
|
||||
|
||||
Open source BIOS/UEFI firmware
|
||||
-------------------------
|
||||
|
||||
This document will teach you how to install Libreboot, on your
|
||||
HP Elite 8300 USDT desktop motherboard. Libreboot replaces proprietary
|
||||
BIOS/UEFI firmware.
|
||||
# Introduction
|
||||
|
||||
This is a small but powerful desktop using Sandy or Ivy Bridge CPUs
|
||||
(of up to 65W TDP).
|
||||
|
@ -57,21 +50,9 @@ These features are tested and confirmed working:
|
|||
* Wake on LAN
|
||||
* Rebooting
|
||||
|
||||
Disable security before flashing
|
||||
--------------------------------
|
||||
# Installation
|
||||
|
||||
Before internal flashing, you must first disable `/dev/mem` protections. Make
|
||||
sure to re-enable them after you're finished.
|
||||
|
||||
See: [Disabling /dev/mem protection](../install/devmem.md)
|
||||
|
||||
Install Libreboot
|
||||
-----------------
|
||||
|
||||
These next sections will teach you how to install Libreboot on your
|
||||
HP Elite 8300 USDT motherboard.
|
||||
|
||||
### Internal flashing
|
||||
## Internal flashing
|
||||
|
||||
Internal flashing is possible. OEM BIOS versions 2.87 and 2.90 are confirmed
|
||||
compatible with this guide. BIOS 2.05 is confirmed **not** to work.
|
||||
|
@ -90,12 +71,11 @@ crystal (small metal cylinder) and the power cable for the optical drive.
|
|||
|
||||

|
||||
|
||||
Boot into an OS of your choice (that has flashprog support).
|
||||
Boot into an OS of your choice (that has flashprog support). When using Linux,
|
||||
you need to supply the kernel parameter `iomem=relaxed`.
|
||||
|
||||
**NOTE: Libreboot standardises on [flashprog](https://flashprog.org/wiki/Flashprog)
|
||||
NOTE: Libreboot standardises on [flashprog](https://flashprog.org/wiki/Flashprog)
|
||||
now, as of 27 January 2024, which is a fork of flashrom.
|
||||
The reason why was explained, in
|
||||
the [Libreboot 20240225 release](../../news/libreboot20240225.md#flashprog-now-used-instead-of-flashrom)**
|
||||
|
||||
The BIOS should no longer impose any write-protections.
|
||||
You can now use `flashprog -p internal` freely.
|
||||
|
@ -124,7 +104,7 @@ You can now move the jumper back to its original place.
|
|||
By default, Libreboot applies no write-protection, so
|
||||
updating it can be done without the jumper anyway.
|
||||
|
||||
### External flashing
|
||||
## External flashing
|
||||
|
||||
Unbricking is possible by external flashing. You first need to remove
|
||||
the optical disk drive and 2.5" HDD/SSD and the metal bracket that
|
|
@ -1,12 +1,10 @@
|
|||
---
|
||||
title: Install Libreboot on HP EliteBook 8460p
|
||||
title: HP EliteBook 8460p
|
||||
x-toc-enable: true
|
||||
...
|
||||
|
||||
**[PLEASE READ THESE INSTRUCTIONS BEFORE INSTALLING](ivy_has_common.md), OR
|
||||
YOU MAY BRICK YOUR MACHINE!! - Please click the link and follow the instructions
|
||||
there, before flashing. For posterity,
|
||||
[here is the link again](ivy_has_common.md).**
|
||||
**[PLEASE READ THESE INSTRUCTIONS BEFORE INSTALLING](../../news/safety.md),
|
||||
OR YOU MIGHT BRICK YOUR MACHINE: [SAFETY PRECAUTIONS](../../news/safety.md)**
|
||||
|
||||
<div class="specs">
|
||||
<center>
|
||||
|
@ -33,12 +31,12 @@ there, before flashing. For posterity,
|
|||
|
||||
|
||||
```
|
||||
W+: Works without vendor firmware;
|
||||
W+: Works without blobs;
|
||||
N: Doesn't work;
|
||||
W*: Works with vendor firmware;
|
||||
W*: Works with blobs;
|
||||
U: Untested;
|
||||
P+: Partially works;
|
||||
P*: Partially works with vendor firmware
|
||||
P*: Partially works with blobs
|
||||
```
|
||||
|
||||
| ***Features*** | |
|
||||
|
@ -56,16 +54,8 @@ P*: Partially works with vendor firmware
|
|||
| **SeaBIOS** | Works |
|
||||
| **SeaBIOS with GRUB** | Works |
|
||||
</div>
|
||||
|
||||
Open source BIOS/UEFI firmware
|
||||
-------------------------
|
||||
|
||||
These next sections will teach you how to install Libreboot, on your
|
||||
HP EliteBook 8460p laptop motherboard.
|
||||
Libreboot is a [Free Software](https://writefreesoftware.org/learn) project
|
||||
that replaces proprietary BIOS/UEFI firmware.
|
||||
|
||||
Vendor manual [here](https://web.archive.org/web/20240814185019/https://h10032.www1.hp.com/ctg/Manual/c03253774.pdf).
|
||||
Introduction
|
||||
============
|
||||
|
||||
**Unavailable in Libreboot 20231106 or earlier. You must [compile from
|
||||
source](../build/), or use a release newer than 20231106.**
|
||||
|
@ -74,35 +64,38 @@ This is a beastly 14" Sandy Bridge platform from HP.
|
|||
**NOTE: Until otherwise stated, only the Intel GPU variant is supported in
|
||||
Libreboot.**
|
||||
|
||||
### Build ROM image from source
|
||||
Build ROM image from source
|
||||
---------------------------
|
||||
|
||||
The build target, when building from source, is thus:
|
||||
|
||||
./mk -b coreboot hp8460pintel_8mb
|
||||
./build roms hp8460pintel_8mb
|
||||
|
||||
Install Libreboot
|
||||
-----------------
|
||||
Installation
|
||||
============
|
||||
|
||||
**Please take care to insert the vendor files, if using release images.**
|
||||
|
||||
### Insert binary files
|
||||
Insert binary files
|
||||
-------------------
|
||||
|
||||
If you're using a release ROM, please ensure that you've inserted extra firmware
|
||||
required refer to the [guide](../install/ivy_has_common.md) for that. (failure
|
||||
to adhere to this advice will result in a bricked machine)
|
||||
|
||||
### Set MAC address
|
||||
Set MAC address
|
||||
---------------
|
||||
|
||||
This platform uses an Intel Flash Descriptor, and defines an Intel GbE NVM
|
||||
region. As such, release/build ROMs will contain the same MAC address. To
|
||||
change the MAC address, please read [nvmutil documentation](/nvmutil.md).
|
||||
change the MAC address, please read [nvmutil documentation](../install/nvmutil.md).
|
||||
|
||||
### Flash a ROM image (software)
|
||||
Flash a ROM image (software)
|
||||
-----------------
|
||||
|
||||
If you're already running Libreboot, and you don't have flash protection
|
||||
turned on, [internal flashing](../install/) is possible.
|
||||
|
||||
### Flash a ROM image (hardware)
|
||||
Flash a ROM image (hardware)
|
||||
-----------------
|
||||
|
||||
**REMOVE all power sources like battery, charger and so on, before doing this.
|
||||
This is to prevent short circuiting and power surges while flashing.**
|
|
@ -1,12 +1,10 @@
|
|||
---
|
||||
title: Install Libreboot on HP EliteBook 8470p
|
||||
title: HP EliteBook 8470p
|
||||
x-toc-enable: true
|
||||
...
|
||||
|
||||
**[PLEASE READ THESE INSTRUCTIONS BEFORE INSTALLING](ivy_has_common.md), OR
|
||||
YOU MAY BRICK YOUR MACHINE!! - Please click the link and follow the instructions
|
||||
there, before flashing. For posterity,
|
||||
[here is the link again](ivy_has_common.md).**
|
||||
**[PLEASE READ THESE INSTRUCTIONS BEFORE INSTALLING](../../news/safety.md),
|
||||
OR YOU MIGHT BRICK YOUR MACHINE: [SAFETY PRECAUTIONS](../../news/safety.md)**
|
||||
|
||||
<div class="specs">
|
||||
<center>
|
||||
|
@ -33,12 +31,12 @@ there, before flashing. For posterity,
|
|||
|
||||
|
||||
```
|
||||
W+: Works without vendor firmware;
|
||||
W+: Works without blobs;
|
||||
N: Doesn't work;
|
||||
W*: Works with vendor firmware;
|
||||
W*: Works with blobs;
|
||||
U: Untested;
|
||||
P+: Partially works;
|
||||
P*: Partially works with vendor firmware
|
||||
P*: Partially works with blobs
|
||||
```
|
||||
|
||||
| ***Features*** | |
|
||||
|
@ -56,49 +54,51 @@ P*: Partially works with vendor firmware
|
|||
| **SeaBIOS** | Works |
|
||||
| **SeaBIOS with GRUB** | Works |
|
||||
</div>
|
||||
Introduction
|
||||
============
|
||||
|
||||
Open source BIOS/UEFI firmware
|
||||
------------------------------
|
||||
|
||||
This document will teach you how to install Libreboot, on your
|
||||
HP EliteBook 8470p laptop motherboard.
|
||||
Libreboot is a [Free Software](https://writefreesoftware.org/learn) project
|
||||
that replaces proprietary BIOS/UEFI firmware.
|
||||
**Unavailable in Libreboot 20230625 or earlier. You must [compile from
|
||||
source](../build/), or use at least Libreboot 20231021.**
|
||||
|
||||
Official information about the laptop can be found here:
|
||||
<https://web.archive.org/web/20220813230511/https://support.hp.com/gb-en/document/c03374369>
|
||||
<https://support.hp.com/gb-en/document/c03374369>
|
||||
|
||||
This is a beastly 14" Ivy Bridge platform from HP.
|
||||
**NOTE: Until otherwise stated, only the Intel GPU variant is supported in
|
||||
Libreboot.**
|
||||
|
||||
### Build ROM image from source
|
||||
Build ROM image from source
|
||||
---------------------------
|
||||
|
||||
The build target, when building from source, is thus:
|
||||
|
||||
./mk -b coreboot hp8470pintel_16mb
|
||||
./build roms hp8470pintel_16mb
|
||||
|
||||
Installation
|
||||
------------
|
||||
============
|
||||
|
||||
### Insert binary files
|
||||
Insert binary files
|
||||
-------------------
|
||||
|
||||
If you're using a release ROM, please ensure that you've inserted extra firmware
|
||||
required refer to the [guide](../install/ivy_has_common.md) for that. (failure
|
||||
to adhere to this advice will result in a bricked machine)
|
||||
|
||||
### Set MAC address
|
||||
Set MAC address
|
||||
---------------
|
||||
|
||||
This platform uses an Intel Flash Descriptor, and defines an Intel GbE NVM
|
||||
region. As such, release/build ROMs will contain the same MAC address. To
|
||||
change the MAC address, please read [nvmutil documentation](../install/nvmutil.md).
|
||||
|
||||
### Flash a ROM image (software)
|
||||
Flash a ROM image (software)
|
||||
-----------------
|
||||
|
||||
If you're already running Libreboot, and you don't have flash protection
|
||||
turned on, [internal flashing](../install/) is possible.
|
||||
|
||||
### Flash a ROM image (hardware)
|
||||
Flash a ROM image (hardware)
|
||||
-----------------
|
||||
|
||||
**REMOVE all power sources like battery, charger and so on, before doing this.
|
||||
This is to prevent short circuiting and power surges while flashing.**
|
|
@ -1,12 +1,10 @@
|
|||
---
|
||||
title: Install Libreboot on HP EliteBook 8560w
|
||||
title: HP EliteBook 8560w
|
||||
x-toc-enable: true
|
||||
...
|
||||
|
||||
**[PLEASE READ THESE INSTRUCTIONS BEFORE INSTALLING](ivy_has_common.md), OR
|
||||
YOU MAY BRICK YOUR MACHINE!! - Please click the link and follow the instructions
|
||||
there, before flashing. For posterity,
|
||||
[here is the link again](ivy_has_common.md).**
|
||||
**[PLEASE READ THESE INSTRUCTIONS BEFORE INSTALLING](../../news/safety.md),
|
||||
OR YOU MIGHT BRICK YOUR MACHINE: [SAFETY PRECAUTIONS](../../news/safety.md)**
|
||||
|
||||
<div class="specs">
|
||||
<center>
|
||||
|
@ -33,12 +31,12 @@ there, before flashing. For posterity,
|
|||
|
||||
|
||||
```
|
||||
W+: Works without vendor firmware;
|
||||
W+: Works without blobs;
|
||||
N: Doesn't work;
|
||||
W*: Works with vendor firmware;
|
||||
W*: Works with blobs;
|
||||
U: Untested;
|
||||
P+: Partially works;
|
||||
P*: Partially works with vendor firmware
|
||||
P*: Partially works with blobs
|
||||
```
|
||||
|
||||
| ***Features*** | |
|
||||
|
@ -56,16 +54,8 @@ P*: Partially works with vendor firmware
|
|||
| **SeaBIOS** | Works |
|
||||
| **SeaBIOS with GRUB** | Works |
|
||||
</div>
|
||||
|
||||
Open source BIOS/UEFI firmware
|
||||
-------------------------
|
||||
|
||||
These next sections will teach you how to install Libreboot, on your
|
||||
HP EliteBook 8560w laptop motherboard.
|
||||
Libreboot is a [Free Software](https://writefreesoftware.org/learn) project
|
||||
that replaces proprietary BIOS/UEFI firmware.
|
||||
|
||||
Vendor manual [here](https://web.archive.org/web/20240629174138/https://h10032.www1.hp.com/ctg/Manual/c03424153.pdf).
|
||||
Introduction
|
||||
============
|
||||
|
||||
**Unavailable in Libreboot 20240126 or earlier. You must [compile from
|
||||
source](../build/), or use a release newer than 20240126.**
|
||||
|
@ -74,7 +64,8 @@ This is a beastly 15" Sandy Bridge mobile workstation from HP.
|
|||
|
||||
**Wi-Fi does not work. It shows correctly in lspci, but stays hard blocked.**
|
||||
|
||||
### GPU
|
||||
GPU
|
||||
---
|
||||
|
||||
This laptop has upgradeable GPU: it has a socketed MXM-A 3.0 card. So far,
|
||||
only Quadro 1000M and 2000M (which shipped with the laptop originally) have
|
||||
|
@ -98,33 +89,38 @@ If you have an eDP panel, you should be able to use newer cards than that.
|
|||
As long as the card has an onboard VBIOS, Libreboot will execute it and
|
||||
everything *should* work. **However, this is currently untested.**
|
||||
|
||||
### Build ROM image from source
|
||||
Build ROM image from source
|
||||
---------------------------
|
||||
|
||||
The build target, when building from source, is thus:
|
||||
|
||||
./mk -b coreboot hp8560w_8mb
|
||||
./build roms hp8560w_8mb
|
||||
|
||||
Installation
|
||||
------------
|
||||
============
|
||||
|
||||
### Insert binary files
|
||||
Insert binary files
|
||||
-------------------
|
||||
|
||||
If you're using a release ROM, please ensure that you've inserted extra firmware
|
||||
required refer to the [guide](../install/ivy_has_common.md) for that. (failure
|
||||
to adhere to this advice will result in a bricked machine)
|
||||
|
||||
### Set MAC address
|
||||
Set MAC address
|
||||
---------------
|
||||
|
||||
This platform uses an Intel Flash Descriptor, and defines an Intel GbE NVM
|
||||
region. As such, release/build ROMs will contain the same MAC address. To
|
||||
change the MAC address, please read [nvmutil documentation](../install/nvmutil.md).
|
||||
|
||||
### Flash a ROM image (software)
|
||||
Flash a ROM image (software)
|
||||
-----------------
|
||||
|
||||
If you're already running Libreboot, and you don't have flash protection
|
||||
turned on, [internal flashing](../install/) is possible.
|
||||
|
||||
### Flash a ROM image (hardware)
|
||||
Flash a ROM image (hardware)
|
||||
-----------------
|
||||
|
||||
**REMOVE all power sources like battery, charger and so on, before doing this.
|
||||
This is to prevent short circuiting and power surges while flashing.**
|
|
@ -1,12 +1,10 @@
|
|||
---
|
||||
title: Install Libreboot on HP EliteBook Folio 9470m
|
||||
title: HP EliteBook Folio 9470m
|
||||
x-toc-enable: true
|
||||
...
|
||||
|
||||
**[PLEASE READ THESE INSTRUCTIONS BEFORE INSTALLING](ivy_has_common.md), OR
|
||||
YOU MAY BRICK YOUR MACHINE!! - Please click the link and follow the instructions
|
||||
there, before flashing. For posterity,
|
||||
[here is the link again](ivy_has_common.md).**
|
||||
**[PLEASE READ THESE INSTRUCTIONS BEFORE INSTALLING](../../news/safety.md),
|
||||
OR YOU MIGHT BRICK YOUR MACHINE: [SAFETY PRECAUTIONS](../../news/safety.md)**
|
||||
|
||||
<div class="specs">
|
||||
<center>
|
||||
|
@ -36,30 +34,20 @@ there, before flashing. For posterity,
|
|||
| **SeaBIOS with GRUB** | Works |
|
||||
</div>
|
||||
|
||||
Open source BIOS/UEFI firmware
|
||||
------------------------------
|
||||
|
||||
These sections will teach you how to install Libreboot, on your
|
||||
HP EliteBook Folio 9470m laptop motherboard.
|
||||
Libreboot is a [Free Software](https://writefreesoftware.org/learn) project
|
||||
that replaces proprietary BIOS/UEFI firmware.
|
||||
Introduction
|
||||
============
|
||||
|
||||
HP EliteBook Folio 9470m is a 14" ultrabook with a backlit keyboard.
|
||||
|
||||
Vendor manual [here](https://web.archive.org/web/20240509202822/http://h10032.www1.hp.com/ctg/Manual/c03909856.pdf).
|
||||
|
||||
Libreboot has support for this, in the Git repository and release versions
|
||||
from Libreboot 20230423 onwards.
|
||||
|
||||
Install Libreboot
|
||||
-----------------
|
||||
Installation of Libreboot
|
||||
=========================
|
||||
|
||||
You must first compile the Libreboot ROM
|
||||
|
||||
./mk -b coreboot hp9470m_16mb
|
||||
|
||||
**You can also use release images, instead of compiling, but please make
|
||||
sure to follow the notes below about vendorfile insertion, first!**
|
||||
./build roms hp9470m_16mb
|
||||
|
||||
More information about building ROM images can be found in
|
||||
the [build guide](../build).
|
||||
|
@ -81,7 +69,8 @@ in the same guide linked above, or read the nvmutil manual:
|
|||
|
||||
[Modify MAC addresses with nvmutil](../install/nvmutil.md).
|
||||
|
||||
### Disassembly
|
||||
Disassembly
|
||||
-----------
|
||||
|
||||
Remove the battery.
|
||||
|
||||
|
@ -102,8 +91,6 @@ Some part of the board might turn on when programming. If programming fails,
|
|||
you might have to attach the laptop to a charger. Make sure the laptop
|
||||
powers off before running flashprog. No LEDs should be lit.
|
||||
|
||||
**NOTE: Libreboot standardises on [flashprog](https://flashprog.org/wiki/Flashprog)
|
||||
NOTE: Libreboot standardises on [flashprog](https://flashprog.org/wiki/Flashprog)
|
||||
now, as of 27 January 2024, which is a fork of flashrom.
|
||||
The reason why was explained, in
|
||||
the [Libreboot 20240225 release](../../news/libreboot20240225.md#flashprog-now-used-instead-of-flashrom)**
|
||||
|
0
site/docs/hardware/hwdumps/x200/biosdecode.err.log
Normal file
0
site/docs/hardware/hwdumps/x200/biosdecode.err.log
Normal file
24
site/docs/hardware/hwdumps/x200/biosdecode.log
Normal file
24
site/docs/hardware/hwdumps/x200/biosdecode.log
Normal file
|
@ -0,0 +1,24 @@
|
|||
# biosdecode 2.12
|
||||
VPD present.
|
||||
BIOS Build ID: 6DET65WW
|
||||
Box Serial Number: L3AAR0B
|
||||
Motherboard Serial Number: 1ZFDS89N4DD
|
||||
Machine Type/Model: 7459GW4
|
||||
SMBIOS 2.4 present.
|
||||
Structure Table Length: 2464 bytes
|
||||
Structure Table Address: 0x000E0010
|
||||
Number Of Structures: 68
|
||||
Maximum Structure Size: 120 bytes
|
||||
BIOS32 Service Directory present.
|
||||
Revision: 0
|
||||
Calling Interface Address: 0x000FDC80
|
||||
ACPI 2.0 present.
|
||||
OEM Identifier: LENOVO
|
||||
RSD Table 32-bit Address: 0x79B5B843
|
||||
XSD Table 64-bit Address: 0x0000000079B5B8AB
|
||||
PNP BIOS 1.0 present.
|
||||
Event Notification: Not Supported
|
||||
Real Mode 16-bit Code Address: E2CA:1868
|
||||
Real Mode 16-bit Data Address: 0040:0000
|
||||
16-bit Protected Mode Code Address: 0x000F97BD
|
||||
16-bit Protected Mode Data Address: 0x00000400
|
208
site/docs/hardware/hwdumps/x200/codec#0
Normal file
208
site/docs/hardware/hwdumps/x200/codec#0
Normal file
|
@ -0,0 +1,208 @@
|
|||
Codec: Conexant CX20561 (Hermosa)
|
||||
Address: 0
|
||||
AFG Function Id: 0x1 (unsol 1)
|
||||
MFG Function Id: 0x2 (unsol 1)
|
||||
Vendor Id: 0x14f15051
|
||||
Subsystem Id: 0x17aa20ff
|
||||
Revision Id: 0x100000
|
||||
Modem Function Group: 0x2
|
||||
Default PCM:
|
||||
rates [0x160]: 44100 48000 96000
|
||||
bits [0xe]: 16 20 24
|
||||
formats [0x1]: PCM
|
||||
Default Amp-In caps: N/A
|
||||
Default Amp-Out caps: N/A
|
||||
State of AFG node 0x01:
|
||||
Power states: D0 D1 D2 D3 CLKSTOP
|
||||
Power: setting=D0, actual=D0
|
||||
GPIO: io=4, o=0, i=0, unsolicited=1, wake=0
|
||||
IO[0]: enable=0, dir=0, wake=0, sticky=0, data=0, unsol=0
|
||||
IO[1]: enable=0, dir=0, wake=0, sticky=0, data=0, unsol=0
|
||||
IO[2]: enable=0, dir=0, wake=0, sticky=0, data=0, unsol=0
|
||||
IO[3]: enable=0, dir=0, wake=0, sticky=0, data=0, unsol=0
|
||||
Node 0x10 [Audio Output] wcaps 0xc1d: Stereo Amp-Out R/L
|
||||
Control: name="Speaker Playback Volume", index=0, device=0
|
||||
ControlAmp: chs=3, dir=Out, idx=0, ofs=0
|
||||
Control: name="Speaker Playback Switch", index=0, device=0
|
||||
ControlAmp: chs=3, dir=Out, idx=0, ofs=0
|
||||
Device: name="CX20561 Analog", type="Audio", device=0
|
||||
Amp-Out caps: ofs=0x4a, nsteps=0x4a, stepsize=0x03, mute=0
|
||||
Amp-Out vals: [0x4a 0x4a]
|
||||
Converter: stream=8, channel=0
|
||||
PCM:
|
||||
rates [0x560]: 44100 48000 96000 192000
|
||||
bits [0xe]: 16 20 24
|
||||
formats [0x1]: PCM
|
||||
Power states: D0 D1 D2 D3
|
||||
Power: setting=D0, actual=D0
|
||||
Node 0x11 [Audio Output] wcaps 0xc1d: Stereo Amp-Out R/L
|
||||
Control: name="Headphone Playback Volume", index=0, device=0
|
||||
ControlAmp: chs=3, dir=Out, idx=0, ofs=0
|
||||
Control: name="Headphone Playback Switch", index=0, device=0
|
||||
ControlAmp: chs=3, dir=Out, idx=0, ofs=0
|
||||
Amp-Out caps: ofs=0x4a, nsteps=0x4a, stepsize=0x03, mute=0
|
||||
Amp-Out vals: [0x4a 0x4a]
|
||||
Converter: stream=8, channel=0
|
||||
PCM:
|
||||
rates [0x560]: 44100 48000 96000 192000
|
||||
bits [0xe]: 16 20 24
|
||||
formats [0x1]: PCM
|
||||
Power states: D0 D1 D2 D3
|
||||
Power: setting=D0, actual=D0
|
||||
Node 0x12 [Audio Output] wcaps 0x211: Stereo Digital
|
||||
Control: name="IEC958 Playback Con Mask", index=0, device=0
|
||||
Control: name="IEC958 Playback Pro Mask", index=0, device=0
|
||||
Control: name="IEC958 Playback Default", index=0, device=0
|
||||
Control: name="IEC958 Playback Switch", index=0, device=0
|
||||
Control: name="IEC958 Default PCM Playback Switch", index=0, device=0
|
||||
Device: name="CX20561 Digital", type="SPDIF", device=1
|
||||
Converter: stream=8, channel=0
|
||||
Digital:
|
||||
Digital category: 0x0
|
||||
IEC Coding Type: 0x0
|
||||
PCM:
|
||||
rates [0x160]: 44100 48000 96000
|
||||
bits [0xe]: 16 20 24
|
||||
formats [0x5]: PCM AC3
|
||||
Node 0x13 [Beep Generator Widget] wcaps 0x70000c: Mono Amp-Out
|
||||
Control: name="Beep Playback Volume", index=0, device=0
|
||||
ControlAmp: chs=1, dir=Out, idx=0, ofs=0
|
||||
Control: name="Beep Playback Switch", index=0, device=0
|
||||
ControlAmp: chs=1, dir=Out, idx=0, ofs=0
|
||||
Amp-Out caps: ofs=0x03, nsteps=0x03, stepsize=0x17, mute=0
|
||||
Amp-Out vals: [0x00]
|
||||
Node 0x14 [Audio Input] wcaps 0x100d1b: Stereo Amp-In R/L
|
||||
Device: name="CX20561 Analog", type="Audio", device=0
|
||||
Amp-In caps: ofs=0x4a, nsteps=0x50, stepsize=0x03, mute=0
|
||||
Amp-In vals: [0x50 0x50] [0x50 0x50]
|
||||
Converter: stream=4, channel=0
|
||||
SDI-Select: 0
|
||||
PCM:
|
||||
rates [0x160]: 44100 48000 96000
|
||||
bits [0xe]: 16 20 24
|
||||
formats [0x1]: PCM
|
||||
Power states: D0 D1 D2 D3
|
||||
Power: setting=D0, actual=D0
|
||||
Connection: 2
|
||||
0x1d* 0x17
|
||||
Node 0x15 [Audio Input] wcaps 0x100d1b: Stereo Amp-In R/L
|
||||
Control: name="Capture Volume", index=0, device=0
|
||||
ControlAmp: chs=3, dir=In, idx=1, ofs=0
|
||||
Amp-In caps: ofs=0x4a, nsteps=0x50, stepsize=0x03, mute=0
|
||||
Amp-In vals: [0x50 0x50]
|
||||
Converter: stream=0, channel=0
|
||||
SDI-Select: 0
|
||||
PCM:
|
||||
rates [0x160]: 44100 48000 96000
|
||||
bits [0xe]: 16 20 24
|
||||
formats [0x1]: PCM
|
||||
Power states: D0 D1 D2 D3
|
||||
Power: setting=D0, actual=D0
|
||||
Connection: 1
|
||||
0x18
|
||||
Node 0x16 [Pin Complex] wcaps 0x400581: Stereo
|
||||
Control: name="Headphone Jack", index=0, device=0
|
||||
Pincap 0x0000001c: OUT HP Detect
|
||||
Pin Default 0x042140f0: [Jack] HP Out at Ext Right
|
||||
Conn = 1/8, Color = Green
|
||||
DefAssociation = 0xf, Sequence = 0x0
|
||||
Pin-ctls: 0xc0: OUT HP
|
||||
Unsolicited: tag=02, enabled=1
|
||||
Power states: D0 D1 D2 D3
|
||||
Power: setting=D0, actual=D0
|
||||
Connection: 2
|
||||
0x10 0x11*
|
||||
Node 0x17 [Pin Complex] wcaps 0x40048b: Stereo Amp-In
|
||||
Control: name="Dock Mic Boost Volume", index=0, device=0
|
||||
ControlAmp: chs=3, dir=In, idx=0, ofs=0
|
||||
Control: name="Dock Mic Jack", index=0, device=0
|
||||
Amp-In caps: ofs=0x00, nsteps=0x04, stepsize=0x27, mute=0
|
||||
Amp-In vals: [0x00 0x00]
|
||||
Pincap 0x00001224: IN Detect
|
||||
Vref caps: 50 80
|
||||
Pin Default 0x61a190f0: [N/A] Mic at Sep Rear
|
||||
Conn = 1/8, Color = Pink
|
||||
DefAssociation = 0xf, Sequence = 0x0
|
||||
Pin-ctls: 0x24: IN VREF_80
|
||||
Unsolicited: tag=03, enabled=1
|
||||
Power states: D0 D1 D2 D3
|
||||
Power: setting=D0, actual=D0
|
||||
Node 0x18 [Pin Complex] wcaps 0x40048b: Stereo Amp-In
|
||||
Control: name="Mic Boost Volume", index=0, device=0
|
||||
ControlAmp: chs=3, dir=In, idx=0, ofs=0
|
||||
Control: name="Mic Jack", index=0, device=0
|
||||
Amp-In caps: ofs=0x00, nsteps=0x04, stepsize=0x27, mute=0
|
||||
Amp-In vals: [0x00 0x00]
|
||||
Pincap 0x00001224: IN Detect
|
||||
Vref caps: 50 80
|
||||
Pin Default 0x04a190f0: [Jack] Mic at Ext Right
|
||||
Conn = 1/8, Color = Pink
|
||||
DefAssociation = 0xf, Sequence = 0x0
|
||||
Pin-ctls: 0x24: IN VREF_80
|
||||
Unsolicited: tag=04, enabled=1
|
||||
Power states: D0 D1 D2 D3
|
||||
Power: setting=D0, actual=D0
|
||||
Node 0x19 [Pin Complex] wcaps 0x400581: Stereo
|
||||
Control: name="Dock Headphone Jack", index=0, device=0
|
||||
Pincap 0x00000014: OUT Detect
|
||||
Pin Default 0x612140f0: [N/A] HP Out at Sep Rear
|
||||
Conn = 1/8, Color = Green
|
||||
DefAssociation = 0xf, Sequence = 0x0
|
||||
Pin-ctls: 0x40: OUT
|
||||
Unsolicited: tag=01, enabled=1
|
||||
Power states: D0 D1 D2 D3
|
||||
Power: setting=D0, actual=D0
|
||||
Connection: 2
|
||||
0x10 0x11*
|
||||
Node 0x1a [Pin Complex] wcaps 0x400501: Stereo
|
||||
Control: name="Speaker Phantom Jack", index=0, device=0
|
||||
Pincap 0x00010010: OUT EAPD
|
||||
EAPD 0x2: EAPD
|
||||
Pin Default 0x901701f0: [Fixed] Speaker at Int N/A
|
||||
Conn = Analog, Color = Unknown
|
||||
DefAssociation = 0xf, Sequence = 0x0
|
||||
Misc = NO_PRESENCE
|
||||
Pin-ctls: 0x40: OUT
|
||||
Power states: D0 D1 D2 D3
|
||||
Power: setting=D0, actual=D0
|
||||
Connection: 2
|
||||
0x10* 0x11
|
||||
Node 0x1b [Pin Complex] wcaps 0x400500: Mono
|
||||
Pincap 0x00010010: OUT EAPD
|
||||
EAPD 0x2: EAPD
|
||||
Pin Default 0x40f001f0: [N/A] Other at Ext N/A
|
||||
Conn = Unknown, Color = Unknown
|
||||
DefAssociation = 0xf, Sequence = 0x0
|
||||
Misc = NO_PRESENCE
|
||||
Pin-ctls: 0x40: OUT
|
||||
Power states: D0 D1 D2 D3
|
||||
Power: setting=D0, actual=D0
|
||||
Connection: 2
|
||||
0x10* 0x11
|
||||
Node 0x1c [Pin Complex] wcaps 0x400701: Stereo Digital
|
||||
Control: name="SPDIF Phantom Jack", index=0, device=0
|
||||
Pincap 0x00000010: OUT
|
||||
Pin Default 0x40f001f0: [N/A] Other at Ext N/A
|
||||
Conn = Unknown, Color = Unknown
|
||||
DefAssociation = 0xf, Sequence = 0x0
|
||||
Misc = NO_PRESENCE
|
||||
Pin-ctls: 0x40: OUT
|
||||
Power states: D0 D1 D2 D3
|
||||
Power: setting=D0, actual=D0
|
||||
Connection: 1
|
||||
0x12
|
||||
Node 0x1d [Pin Complex] wcaps 0x40040b: Stereo Amp-In
|
||||
Control: name="Internal Mic Boost Volume", index=0, device=0
|
||||
ControlAmp: chs=3, dir=In, idx=0, ofs=0
|
||||
Control: name="Internal Mic Phantom Jack", index=0, device=0
|
||||
Amp-In caps: ofs=0x00, nsteps=0x04, stepsize=0x2f, mute=0
|
||||
Amp-In vals: [0x00 0x00]
|
||||
Pincap 0x00000020: IN
|
||||
Pin Default 0x90a601f0: [Fixed] Mic at Int N/A
|
||||
Conn = Digital, Color = Unknown
|
||||
DefAssociation = 0xf, Sequence = 0x0
|
||||
Misc = NO_PRESENCE
|
||||
Pin-ctls: 0x20: IN
|
||||
Power states: D0 D1 D2 D3
|
||||
Power: setting=D0, actual=D0
|
||||
Node 0x1e [Vendor Defined Widget] wcaps 0xf00000: Mono
|
0
site/docs/hardware/hwdumps/x200/cpuinfo.err.log
Normal file
0
site/docs/hardware/hwdumps/x200/cpuinfo.err.log
Normal file
52
site/docs/hardware/hwdumps/x200/cpuinfo.log
Normal file
52
site/docs/hardware/hwdumps/x200/cpuinfo.log
Normal file
|
@ -0,0 +1,52 @@
|
|||
processor : 0
|
||||
vendor_id : GenuineIntel
|
||||
cpu family : 6
|
||||
model : 23
|
||||
model name : Intel(R) Core(TM)2 Duo CPU P8600 @ 2.40GHz
|
||||
stepping : 6
|
||||
microcode : 0x60c
|
||||
cpu MHz : 800.000
|
||||
cache size : 3072 KB
|
||||
physical id : 0
|
||||
siblings : 2
|
||||
core id : 0
|
||||
cpu cores : 2
|
||||
apicid : 0
|
||||
initial apicid : 0
|
||||
fpu : yes
|
||||
fpu_exception : yes
|
||||
cpuid level : 10
|
||||
wp : yes
|
||||
flags : fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx lm constant_tsc arch_perfmon pebs bts nopl aperfmperf pni dtes64 monitor ds_cpl vmx smx est tm2 ssse3 cx16 xtpr pdcm sse4_1 lahf_lm dtherm tpr_shadow vnmi flexpriority
|
||||
bogomips : 4787.97
|
||||
clflush size : 64
|
||||
cache_alignment : 64
|
||||
address sizes : 36 bits physical, 48 bits virtual
|
||||
power management:
|
||||
|
||||
processor : 1
|
||||
vendor_id : GenuineIntel
|
||||
cpu family : 6
|
||||
model : 23
|
||||
model name : Intel(R) Core(TM)2 Duo CPU P8600 @ 2.40GHz
|
||||
stepping : 6
|
||||
microcode : 0x60c
|
||||
cpu MHz : 1600.000
|
||||
cache size : 3072 KB
|
||||
physical id : 0
|
||||
siblings : 2
|
||||
core id : 1
|
||||
cpu cores : 2
|
||||
apicid : 1
|
||||
initial apicid : 1
|
||||
fpu : yes
|
||||
fpu_exception : yes
|
||||
cpuid level : 10
|
||||
wp : yes
|
||||
flags : fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx lm constant_tsc arch_perfmon pebs bts nopl aperfmperf pni dtes64 monitor ds_cpl vmx smx est tm2 ssse3 cx16 xtpr pdcm sse4_1 lahf_lm dtherm tpr_shadow vnmi flexpriority
|
||||
bogomips : 4787.97
|
||||
clflush size : 64
|
||||
cache_alignment : 64
|
||||
address sizes : 36 bits physical, 48 bits virtual
|
||||
power management:
|
||||
|
0
site/docs/hardware/hwdumps/x200/dmesg.err.log
Normal file
0
site/docs/hardware/hwdumps/x200/dmesg.err.log
Normal file
1066
site/docs/hardware/hwdumps/x200/dmesg.log
Normal file
1066
site/docs/hardware/hwdumps/x200/dmesg.log
Normal file
File diff suppressed because it is too large
Load diff
0
site/docs/hardware/hwdumps/x200/dmidecode.err.log
Normal file
0
site/docs/hardware/hwdumps/x200/dmidecode.err.log
Normal file
587
site/docs/hardware/hwdumps/x200/dmidecode.log
Normal file
587
site/docs/hardware/hwdumps/x200/dmidecode.log
Normal file
|
@ -0,0 +1,587 @@
|
|||
# dmidecode 2.12
|
||||
SMBIOS 2.4 present.
|
||||
68 structures occupying 2464 bytes.
|
||||
Table at 0x000E0010.
|
||||
|
||||
Handle 0x0000, DMI type 0, 24 bytes
|
||||
BIOS Information
|
||||
Vendor: LENOVO
|
||||
Version: 6DET65WW (3.15 )
|
||||
Release Date: 08/24/2010
|
||||
Address: 0xE0000
|
||||
Runtime Size: 128 kB
|
||||
ROM Size: 8192 kB
|
||||
Characteristics:
|
||||
PCI is supported
|
||||
PC Card (PCMCIA) is supported
|
||||
PNP is supported
|
||||
BIOS is upgradeable
|
||||
BIOS shadowing is allowed
|
||||
ESCD support is available
|
||||
Boot from CD is supported
|
||||
Selectable boot is supported
|
||||
BIOS ROM is socketed
|
||||
EDD is supported
|
||||
ACPI is supported
|
||||
USB legacy is supported
|
||||
BIOS boot specification is supported
|
||||
Targeted content distribution is supported
|
||||
BIOS Revision: 3.21
|
||||
Firmware Revision: 1.6
|
||||
|
||||
Handle 0x0001, DMI type 1, 27 bytes
|
||||
System Information
|
||||
Manufacturer: LENOVO
|
||||
Product Name: 7459GW4
|
||||
Version: ThinkPad X200
|
||||
Serial Number: L3AAR0B
|
||||
UUID: 93861E01-4A15-11CB-8F2C-D4BC407E0839
|
||||
Wake-up Type: Power Switch
|
||||
SKU Number: Not Specified
|
||||
Family: ThinkPad X200
|
||||
|
||||
Handle 0x0002, DMI type 2, 8 bytes
|
||||
Base Board Information
|
||||
Manufacturer: LENOVO
|
||||
Product Name: 7459GW4
|
||||
Version: Not Available
|
||||
Serial Number: 1ZFDS89N4DD
|
||||
|
||||
Handle 0x0003, DMI type 3, 13 bytes
|
||||
Chassis Information
|
||||
Manufacturer: LENOVO
|
||||
Type: Notebook
|
||||
Lock: Not Present
|
||||
Version: Not Available
|
||||
Serial Number: Not Available
|
||||
Asset Tag: 1S7459GW4L3AAR0B
|
||||
Boot-up State: Unknown
|
||||
Power Supply State: Unknown
|
||||
Thermal State: Unknown
|
||||
Security Status: Unknown
|
||||
|
||||
Handle 0x0004, DMI type 126, 13 bytes
|
||||
Inactive
|
||||
|
||||
Handle 0x0005, DMI type 126, 13 bytes
|
||||
Inactive
|
||||
|
||||
Handle 0x0006, DMI type 4, 35 bytes
|
||||
Processor Information
|
||||
Socket Designation: None
|
||||
Type: Central Processor
|
||||
Family: Other
|
||||
Manufacturer: GenuineIntel
|
||||
ID: 76 06 01 00 FF FB EB BF
|
||||
Signature: Type 0, Family 6, Model 23, Stepping 6
|
||||
Flags:
|
||||
FPU (Floating-point unit on-chip)
|
||||
VME (Virtual mode extension)
|
||||
DE (Debugging extension)
|
||||
PSE (Page size extension)
|
||||
TSC (Time stamp counter)
|
||||
MSR (Model specific registers)
|
||||
PAE (Physical address extension)
|
||||
MCE (Machine check exception)
|
||||
CX8 (CMPXCHG8 instruction supported)
|
||||
APIC (On-chip APIC hardware supported)
|
||||
SEP (Fast system call)
|
||||
MTRR (Memory type range registers)
|
||||
PGE (Page global enable)
|
||||
MCA (Machine check architecture)
|
||||
CMOV (Conditional move instruction supported)
|
||||
PAT (Page attribute table)
|
||||
PSE-36 (36-bit page size extension)
|
||||
CLFSH (CLFLUSH instruction supported)
|
||||
DS (Debug store)
|
||||
ACPI (ACPI supported)
|
||||
MMX (MMX technology supported)
|
||||
FXSR (FXSAVE and FXSTOR instructions supported)
|
||||
SSE (Streaming SIMD extensions)
|
||||
SSE2 (Streaming SIMD extensions 2)
|
||||
SS (Self-snoop)
|
||||
HTT (Multi-threading)
|
||||
TM (Thermal monitor supported)
|
||||
PBE (Pending break enabled)
|
||||
Version: Intel(R) Core(TM)2 Duo CPU P8600 @ 2.40GHz
|
||||
Voltage: 1.2 V
|
||||
External Clock: 266 MHz
|
||||
Max Speed: 2400 MHz
|
||||
Current Speed: 2400 MHz
|
||||
Status: Populated, Enabled
|
||||
Upgrade: None
|
||||
L1 Cache Handle: 0x000A
|
||||
L2 Cache Handle: 0x000C
|
||||
L3 Cache Handle: Not Provided
|
||||
Serial Number: Not Specified
|
||||
Asset Tag: Not Specified
|
||||
Part Number: Not Specified
|
||||
|
||||
Handle 0x0007, DMI type 5, 20 bytes
|
||||
Memory Controller Information
|
||||
Error Detecting Method: None
|
||||
Error Correcting Capabilities:
|
||||
None
|
||||
Supported Interleave: One-way Interleave
|
||||
Current Interleave: One-way Interleave
|
||||
Maximum Memory Module Size: 4096 MB
|
||||
Maximum Total Memory Size: 8192 MB
|
||||
Supported Speeds:
|
||||
Other
|
||||
Supported Memory Types:
|
||||
DIMM
|
||||
SDRAM
|
||||
Memory Module Voltage: 2.9 V
|
||||
Associated Memory Slots: 2
|
||||
0x0008
|
||||
0x0009
|
||||
Enabled Error Correcting Capabilities:
|
||||
Unknown
|
||||
|
||||
Handle 0x0008, DMI type 6, 12 bytes
|
||||
Memory Module Information
|
||||
Socket Designation: DIMM Slot 1
|
||||
Bank Connections: 0 1
|
||||
Current Speed: 42 ns
|
||||
Type: DIMM SDRAM
|
||||
Installed Size: 2048 MB (Double-bank Connection)
|
||||
Enabled Size: 2048 MB (Double-bank Connection)
|
||||
Error Status: OK
|
||||
|
||||
Handle 0x0009, DMI type 6, 12 bytes
|
||||
Memory Module Information
|
||||
Socket Designation: DIMM Slot 2
|
||||
Bank Connections: 2 3
|
||||
Current Speed: 42 ns
|
||||
Type: DIMM SDRAM
|
||||
Installed Size: Not Installed
|
||||
Enabled Size: Not Installed
|
||||
Error Status: OK
|
||||
|
||||
Handle 0x000A, DMI type 7, 19 bytes
|
||||
Cache Information
|
||||
Socket Designation: Internal L1 Cache
|
||||
Configuration: Enabled, Socketed, Level 1
|
||||
Operational Mode: Write Back
|
||||
Location: Internal
|
||||
Installed Size: 64 kB
|
||||
Maximum Size: 64 kB
|
||||
Supported SRAM Types:
|
||||
Synchronous
|
||||
Installed SRAM Type: Synchronous
|
||||
Speed: Unknown
|
||||
Error Correction Type: Single-bit ECC
|
||||
System Type: Instruction
|
||||
Associativity: 8-way Set-associative
|
||||
|
||||
Handle 0x000B, DMI type 7, 19 bytes
|
||||
Cache Information
|
||||
Socket Designation: Internal L1 Cache
|
||||
Configuration: Enabled, Socketed, Level 1
|
||||
Operational Mode: Write Back
|
||||
Location: Internal
|
||||
Installed Size: 64 kB
|
||||
Maximum Size: 64 kB
|
||||
Supported SRAM Types:
|
||||
Synchronous
|
||||
Installed SRAM Type: Synchronous
|
||||
Speed: Unknown
|
||||
Error Correction Type: Single-bit ECC
|
||||
System Type: Data
|
||||
Associativity: 8-way Set-associative
|
||||
|
||||
Handle 0x000C, DMI type 7, 19 bytes
|
||||
Cache Information
|
||||
Socket Designation: Internal L2 Cache
|
||||
Configuration: Enabled, Socketed, Level 2
|
||||
Operational Mode: Write Back
|
||||
Location: Internal
|
||||
Installed Size: 3072 kB
|
||||
Maximum Size: 3072 kB
|
||||
Supported SRAM Types:
|
||||
Burst
|
||||
Installed SRAM Type: Burst
|
||||
Speed: Unknown
|
||||
Error Correction Type: Single-bit ECC
|
||||
System Type: Unified
|
||||
Associativity: 8-way Set-associative
|
||||
|
||||
Handle 0x000D, DMI type 8, 9 bytes
|
||||
Port Connector Information
|
||||
Internal Reference Designator: Not Available
|
||||
Internal Connector Type: None
|
||||
External Reference Designator: External Monitor
|
||||
External Connector Type: DB-15 female
|
||||
Port Type: Video Port
|
||||
|
||||
Handle 0x000E, DMI type 8, 9 bytes
|
||||
Port Connector Information
|
||||
Internal Reference Designator: Not Available
|
||||
Internal Connector Type: None
|
||||
External Reference Designator: Microphone Jack
|
||||
External Connector Type: Mini Jack (headphones)
|
||||
Port Type: Audio Port
|
||||
|
||||
Handle 0x000F, DMI type 8, 9 bytes
|
||||
Port Connector Information
|
||||
Internal Reference Designator: Not Available
|
||||
Internal Connector Type: None
|
||||
External Reference Designator: Headphone Jack
|
||||
External Connector Type: Mini Jack (headphones)
|
||||
Port Type: Audio Port
|
||||
|
||||
Handle 0x0010, DMI type 8, 9 bytes
|
||||
Port Connector Information
|
||||
Internal Reference Designator: Not Available
|
||||
Internal Connector Type: None
|
||||
External Reference Designator: Modem
|
||||
External Connector Type: RJ-11
|
||||
Port Type: Modem Port
|
||||
|
||||
Handle 0x0011, DMI type 8, 9 bytes
|
||||
Port Connector Information
|
||||
Internal Reference Designator: Not Available
|
||||
Internal Connector Type: None
|
||||
External Reference Designator: Ethernet
|
||||
External Connector Type: RJ-45
|
||||
Port Type: Network Port
|
||||
|
||||
Handle 0x0012, DMI type 8, 9 bytes
|
||||
Port Connector Information
|
||||
Internal Reference Designator: Not Available
|
||||
Internal Connector Type: None
|
||||
External Reference Designator: USB 1
|
||||
External Connector Type: Access Bus (USB)
|
||||
Port Type: USB
|
||||
|
||||
Handle 0x0013, DMI type 8, 9 bytes
|
||||
Port Connector Information
|
||||
Internal Reference Designator: Not Available
|
||||
Internal Connector Type: None
|
||||
External Reference Designator: USB 2
|
||||
External Connector Type: Access Bus (USB)
|
||||
Port Type: USB
|
||||
|
||||
Handle 0x0014, DMI type 8, 9 bytes
|
||||
Port Connector Information
|
||||
Internal Reference Designator: Not Available
|
||||
Internal Connector Type: None
|
||||
External Reference Designator: USB 3
|
||||
External Connector Type: Access Bus (USB)
|
||||
Port Type: USB
|
||||
|
||||
Handle 0x0015, DMI type 126, 9 bytes
|
||||
Inactive
|
||||
|
||||
Handle 0x0016, DMI type 126, 9 bytes
|
||||
Inactive
|
||||
|
||||
Handle 0x0017, DMI type 126, 9 bytes
|
||||
Inactive
|
||||
|
||||
Handle 0x0018, DMI type 126, 9 bytes
|
||||
Inactive
|
||||
|
||||
Handle 0x0019, DMI type 126, 9 bytes
|
||||
Inactive
|
||||
|
||||
Handle 0x001A, DMI type 126, 9 bytes
|
||||
Inactive
|
||||
|
||||
Handle 0x001B, DMI type 126, 13 bytes
|
||||
Inactive
|
||||
|
||||
Handle 0x001C, DMI type 10, 6 bytes
|
||||
On Board Device Information
|
||||
Type: Other
|
||||
Status: Disabled
|
||||
Description: IBM Embedded Security hardware
|
||||
|
||||
Handle 0x001D, DMI type 11, 5 bytes
|
||||
OEM Strings
|
||||
String 1: IBM ThinkPad Embedded Controller -[7XHT24WW-1.06 ]-
|
||||
|
||||
Handle 0x001E, DMI type 13, 22 bytes
|
||||
BIOS Language Information
|
||||
Language Description Format: Abbreviated
|
||||
Installable Languages: 1
|
||||
enUS
|
||||
Currently Installed Language: enUS
|
||||
|
||||
Handle 0x001F, DMI type 15, 25 bytes
|
||||
System Event Log
|
||||
Area Length: 0 bytes
|
||||
Header Start Offset: 0x0000
|
||||
Header Length: 16 bytes
|
||||
Data Start Offset: 0x0010
|
||||
Access Method: General-purpose non-volatile data functions
|
||||
Access Address: 0x0000
|
||||
Status: Valid, Not Full
|
||||
Change Token: 0x000000FC
|
||||
Header Format: Type 1
|
||||
Supported Log Type Descriptors: 1
|
||||
Descriptor 1: POST error
|
||||
Data Format 1: POST results bitmap
|
||||
|
||||
Handle 0x0020, DMI type 16, 15 bytes
|
||||
Physical Memory Array
|
||||
Location: System Board Or Motherboard
|
||||
Use: System Memory
|
||||
Error Correction Type: None
|
||||
Maximum Capacity: 4 GB
|
||||
Error Information Handle: Not Provided
|
||||
Number Of Devices: 2
|
||||
|
||||
Handle 0x0021, DMI type 17, 27 bytes
|
||||
Memory Device
|
||||
Array Handle: 0x0020
|
||||
Error Information Handle: No Error
|
||||
Total Width: 64 bits
|
||||
Data Width: 64 bits
|
||||
Size: 2048 MB
|
||||
Form Factor: SODIMM
|
||||
Set: None
|
||||
Locator: DIMM 1
|
||||
Bank Locator: Bank 0/1
|
||||
Type: DDR3
|
||||
Type Detail: Synchronous
|
||||
Speed: 1066 MHz
|
||||
Manufacturer: 02FE
|
||||
Serial Number: F4BB7CA2
|
||||
Asset Tag: 0839
|
||||
Part Number: EBJ21UE8BASA-AE-E
|
||||
|
||||
Handle 0x0022, DMI type 17, 27 bytes
|
||||
Memory Device
|
||||
Array Handle: 0x0020
|
||||
Error Information Handle: No Error
|
||||
Total Width: Unknown
|
||||
Data Width: Unknown
|
||||
Size: No Module Installed
|
||||
Form Factor: SODIMM
|
||||
Set: None
|
||||
Locator: DIMM 2
|
||||
Bank Locator: Bank 2/3
|
||||
Type: DDR2
|
||||
Type Detail: Synchronous
|
||||
Speed: 1066 MHz
|
||||
Manufacturer:
|
||||
Serial Number:
|
||||
Asset Tag:
|
||||
Part Number:
|
||||
|
||||
Handle 0x0023, DMI type 18, 23 bytes
|
||||
32-bit Memory Error Information
|
||||
Type: OK
|
||||
Granularity: Unknown
|
||||
Operation: Unknown
|
||||
Vendor Syndrome: Unknown
|
||||
Memory Array Address: Unknown
|
||||
Device Address: Unknown
|
||||
Resolution: Unknown
|
||||
|
||||
Handle 0x0024, DMI type 19, 15 bytes
|
||||
Memory Array Mapped Address
|
||||
Starting Address: 0x00000000000
|
||||
Ending Address: 0x0007FFFFFFF
|
||||
Range Size: 2 GB
|
||||
Physical Array Handle: 0x0020
|
||||
Partition Width: 2
|
||||
|
||||
Handle 0x0025, DMI type 20, 19 bytes
|
||||
Memory Device Mapped Address
|
||||
Starting Address: 0x00000000000
|
||||
Ending Address: 0x0007FFFFFFF
|
||||
Range Size: 2 GB
|
||||
Physical Device Handle: 0x0021
|
||||
Memory Array Mapped Address Handle: 0x0024
|
||||
Partition Row Position: 1
|
||||
|
||||
Handle 0x0026, DMI type 20, 19 bytes
|
||||
Memory Device Mapped Address
|
||||
Starting Address: 0x0007FFFFC00
|
||||
Ending Address: 0x0007FFFFFFF
|
||||
Range Size: 1 kB
|
||||
Physical Device Handle: 0x0022
|
||||
Memory Array Mapped Address Handle: 0x0024
|
||||
Partition Row Position: 1
|
||||
|
||||
Handle 0x0027, DMI type 21, 7 bytes
|
||||
Built-in Pointing Device
|
||||
Type: Track Point
|
||||
Interface: PS/2
|
||||
Buttons: 3
|
||||
|
||||
Handle 0x0028, DMI type 126, 26 bytes
|
||||
Inactive
|
||||
|
||||
Handle 0x0029, DMI type 126, 26 bytes
|
||||
Inactive
|
||||
|
||||
Handle 0x002A, DMI type 24, 5 bytes
|
||||
Hardware Security
|
||||
Power-On Password Status: Disabled
|
||||
Keyboard Password Status: Disabled
|
||||
Administrator Password Status: Disabled
|
||||
Front Panel Reset Status: Unknown
|
||||
|
||||
Handle 0x002B, DMI type 32, 11 bytes
|
||||
System Boot Information
|
||||
Status: No errors detected
|
||||
|
||||
Handle 0x002C, DMI type 131, 17 bytes
|
||||
OEM-specific Type
|
||||
Header and Data:
|
||||
83 11 2C 00 01 02 03 FF FF 1F 00 00 00 00 00 02
|
||||
00
|
||||
Strings:
|
||||
BOOTINF 20h
|
||||
BOOTDEV 21h
|
||||
KEYPTRS 23h
|
||||
|
||||
Handle 0x002D, DMI type 131, 22 bytes
|
||||
OEM-specific Type
|
||||
Header and Data:
|
||||
83 16 2D 00 01 00 00 00 00 00 00 00 00 00 00 00
|
||||
00 00 00 00 00 01
|
||||
Strings:
|
||||
TVT-Enablement
|
||||
|
||||
Handle 0x002E, DMI type 132, 7 bytes
|
||||
OEM-specific Type
|
||||
Header and Data:
|
||||
84 07 2E 00 02 D8 36
|
||||
|
||||
Handle 0x002F, DMI type 133, 5 bytes
|
||||
OEM-specific Type
|
||||
Header and Data:
|
||||
85 05 2F 00 01
|
||||
Strings:
|
||||
KHOIHGIUCCHHII
|
||||
|
||||
Handle 0x0030, DMI type 134, 13 bytes
|
||||
OEM-specific Type
|
||||
Header and Data:
|
||||
86 0D 30 00 30 10 08 20 00 00 00 00 00
|
||||
|
||||
Handle 0x0031, DMI type 134, 16 bytes
|
||||
OEM-specific Type
|
||||
Header and Data:
|
||||
86 10 31 00 00 49 4E 54 43 01 01 00 00 02 01 02
|
||||
Strings:
|
||||
TPM INFO
|
||||
System Reserved
|
||||
|
||||
Handle 0x0032, DMI type 135, 13 bytes
|
||||
OEM-specific Type
|
||||
Header and Data:
|
||||
87 0D 32 00 54 50 07 00 01 00 00 00 00
|
||||
|
||||
Handle 0x0033, DMI type 135, 18 bytes
|
||||
OEM-specific Type
|
||||
Header and Data:
|
||||
87 12 33 00 54 50 07 01 01 B9 05 00 00 00 00 00
|
||||
00 00
|
||||
|
||||
Handle 0x0034, DMI type 135, 35 bytes
|
||||
OEM-specific Type
|
||||
Header and Data:
|
||||
87 23 34 00 54 50 07 02 42 41 59 20 49 2F 4F 20
|
||||
01 00 02 00 00 0B 00 48 1C 3E 18 02 00 0B 00 40
|
||||
1C 3A 18
|
||||
|
||||
Handle 0x0035, DMI type 135, 34 bytes
|
||||
OEM-specific Type
|
||||
Header and Data:
|
||||
87 22 35 00 54 50 07 04 01 06 01 01 02 00 02 01
|
||||
02 00 03 01 02 00 04 01 02 00 05 01 02 00 06 01
|
||||
02 00
|
||||
|
||||
Handle 0x0036, DMI type 135, 10 bytes
|
||||
OEM-specific Type
|
||||
Header and Data:
|
||||
87 0A 36 00 54 50 07 03 01 0A
|
||||
|
||||
Handle 0x0037, DMI type 136, 6 bytes
|
||||
OEM-specific Type
|
||||
Header and Data:
|
||||
88 06 37 00 5A 5A
|
||||
|
||||
Handle 0x0038, DMI type 126, 28 bytes
|
||||
Inactive
|
||||
|
||||
Handle 0x0039, DMI type 138, 40 bytes
|
||||
OEM-specific Type
|
||||
Header and Data:
|
||||
8A 28 39 00 14 01 02 01 40 02 01 40 02 01 40 02
|
||||
01 40 01 40 42 49 4F 53 20 50 61 73 73 77 6F 72
|
||||
64 20 46 6F 72 6D 61 74
|
||||
|
||||
Handle 0x003A, DMI type 139, 37 bytes
|
||||
OEM-specific Type
|
||||
Header and Data:
|
||||
8B 25 3A 00 11 01 0A 00 00 00 00 00 00 00 00 00
|
||||
00 50 57 4D 53 20 4B 65 79 20 49 6E 66 6F 72 6D
|
||||
61 74 69 6F 6E
|
||||
|
||||
Handle 0x003B, DMI type 140, 67 bytes
|
||||
OEM-specific Type
|
||||
Header and Data:
|
||||
8C 43 3B 00 4C 45 4E 4F 56 4F 0B 00 01 9A 13 CD
|
||||
C4 7A 2A 8E 76 C3 C4 4E B9 B1 DD 4E 7C 01 00 00
|
||||
00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
|
||||
00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
|
||||
00 00 00
|
||||
|
||||
Handle 0x003C, DMI type 140, 47 bytes
|
||||
OEM-specific Type
|
||||
Header and Data:
|
||||
8C 2F 3C 00 4C 45 4E 4F 56 4F 0B 01 01 08 00 BF
|
||||
DA 3C 04 5C 72 D9 7D 0D 79 DE 46 98 23 10 B1 00
|
||||
00 00 00 10 00 10 00 10 01 D0 00 20 01 00 01
|
||||
|
||||
Handle 0x003D, DMI type 140, 63 bytes
|
||||
OEM-specific Type
|
||||
Header and Data:
|
||||
8C 3F 3D 00 4C 45 4E 4F 56 4F 0B 02 01 00 00 00
|
||||
00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
|
||||
00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
|
||||
00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
|
||||
|
||||
Handle 0x003E, DMI type 140, 17 bytes
|
||||
OEM-specific Type
|
||||
Header and Data:
|
||||
8C 11 3E 00 4C 45 4E 4F 56 4F 0B 03 01 00 00 00
|
||||
00
|
||||
|
||||
Handle 0x003F, DMI type 140, 19 bytes
|
||||
OEM-specific Type
|
||||
Header and Data:
|
||||
8C 13 3F 00 4C 45 4E 4F 56 4F 0B 04 01 B2 00 53
|
||||
4D 20 00
|
||||
|
||||
Handle 0x0040, DMI type 129, 8 bytes
|
||||
OEM-specific Type
|
||||
Header and Data:
|
||||
81 08 40 00 01 01 02 01
|
||||
Strings:
|
||||
Intel_ASF
|
||||
Intel_ASF_001
|
||||
|
||||
Handle 0x0041, DMI type 130, 20 bytes
|
||||
OEM-specific Type
|
||||
Header and Data:
|
||||
82 14 41 00 24 41 4D 54 01 01 01 01 01 A5 0B 04
|
||||
00 00 00 00
|
||||
|
||||
Handle 0x0042, DMI type 131, 64 bytes
|
||||
OEM-specific Type
|
||||
Header and Data:
|
||||
83 40 42 00 14 00 00 00 00 00 40 2A 00 00 00 00
|
||||
F8 00 17 29 00 00 00 00 2D 00 00 00 00 00 04 00
|
||||
64 04 03 00 01 00 01 15 C8 00 F5 10 00 00 00 00
|
||||
00 00 00 00 07 00 00 00 76 50 72 6F 00 00 00 00
|
||||
|
||||
Handle 0x0043, DMI type 127, 4 bytes
|
||||
End Of Table
|
||||
|
1
site/docs/hardware/hwdumps/x200/ectool.err.log
Normal file
1
site/docs/hardware/hwdumps/x200/ectool.err.log
Normal file
|
@ -0,0 +1 @@
|
|||
bash: ectool: command not found
|
0
site/docs/hardware/hwdumps/x200/ectool.log
Normal file
0
site/docs/hardware/hwdumps/x200/ectool.log
Normal file
14
site/docs/hardware/hwdumps/x200/flashrom_info.err.log
Normal file
14
site/docs/hardware/hwdumps/x200/flashrom_info.err.log
Normal file
|
@ -0,0 +1,14 @@
|
|||
========================================================================
|
||||
WARNING! You seem to be running flashrom on an unsupported laptop.
|
||||
Laptops, notebooks and netbooks are difficult to support and we
|
||||
recommend to use the vendor flashing utility. The embedded controller
|
||||
(EC) in these machines often interacts badly with flashing.
|
||||
See http://www.flashrom.org/Laptops for details.
|
||||
|
||||
If flash is shared with the EC, erase is guaranteed to brick your laptop
|
||||
and write may brick your laptop.
|
||||
Read and probe may irritate your EC and cause fan failure, backlight
|
||||
failure and sudden poweroff.
|
||||
You have been warned.
|
||||
========================================================================
|
||||
Proceeding anyway because user forced us to.
|
289
site/docs/hardware/hwdumps/x200/flashrom_info.log
Normal file
289
site/docs/hardware/hwdumps/x200/flashrom_info.log
Normal file
|
@ -0,0 +1,289 @@
|
|||
flashrom v0.9.6.1-r1563 on Linux 3.13.0-39-lowlatency (x86_64)
|
||||
flashrom is free software, get the source code at http://www.flashrom.org
|
||||
|
||||
flashrom was built with libpci 3.1.9, GCC 4.7.1, little endian
|
||||
Command line (3 args): flashrom -V -p internal:laptop=force_I_want_a_brick
|
||||
Calibrating delay loop... OS timer resolution is 1 usecs, 1578M loops per second, 10 myus = 11 us, 100 myus = 114 us, 1000 myus = 1002 us, 10000 myus = 10004 us, 4 myus = 5 us, OK.
|
||||
Initializing internal programmer
|
||||
No coreboot table found.
|
||||
DMI string system-manufacturer: "LENOVO"
|
||||
DMI string system-product-name: "7459GW4"
|
||||
DMI string system-version: "ThinkPad X200"
|
||||
DMI string baseboard-manufacturer: "LENOVO"
|
||||
DMI string baseboard-product-name: "7459GW4"
|
||||
DMI string baseboard-version: "Not Available"
|
||||
DMI string chassis-type: "Notebook"
|
||||
Laptop detected via DMI.
|
||||
Found chipset "Intel ICH9M-E" with PCI ID 8086:2917. Enabling flash write...
|
||||
0xfff80000/0xffb80000 FWH IDSEL: 0x0
|
||||
0xfff00000/0xffb00000 FWH IDSEL: 0x0
|
||||
0xffe80000/0xffa80000 FWH IDSEL: 0x0
|
||||
0xffe00000/0xffa00000 FWH IDSEL: 0x0
|
||||
0xffd80000/0xff980000 FWH IDSEL: 0x0
|
||||
0xffd00000/0xff900000 FWH IDSEL: 0x0
|
||||
0xffc80000/0xff880000 FWH IDSEL: 0x0
|
||||
0xffc00000/0xff800000 FWH IDSEL: 0x0
|
||||
0xff700000/0xff300000 FWH IDSEL: 0x4
|
||||
0xff600000/0xff200000 FWH IDSEL: 0x5
|
||||
0xff500000/0xff100000 FWH IDSEL: 0x6
|
||||
0xff400000/0xff000000 FWH IDSEL: 0x7
|
||||
0xfff80000/0xffb80000 FWH decode enabled
|
||||
0xfff00000/0xffb00000 FWH decode enabled
|
||||
0xffe80000/0xffa80000 FWH decode enabled
|
||||
0xffe00000/0xffa00000 FWH decode enabled
|
||||
0xffd80000/0xff980000 FWH decode enabled
|
||||
0xffd00000/0xff900000 FWH decode enabled
|
||||
0xffc80000/0xff880000 FWH decode enabled
|
||||
0xffc00000/0xff800000 FWH decode enabled
|
||||
0xff700000/0xff300000 FWH decode disabled
|
||||
0xff600000/0xff200000 FWH decode disabled
|
||||
0xff500000/0xff100000 FWH decode disabled
|
||||
0xff400000/0xff000000 FWH decode disabled
|
||||
Maximum FWH chip size: 0x400000 bytes
|
||||
BIOS Lock Enable: disabled, BIOS Write Enable: disabled, BIOS_CNTL is 0x0
|
||||
Root Complex Register Block address = 0xfed1c000
|
||||
GCS = 0x7b0461: BIOS Interface Lock-Down: enabled, Boot BIOS Straps: 0x1 (SPI)
|
||||
Top Swap : not enabled
|
||||
SPIBAR = 0xfed1c000 + 0x3800
|
||||
0x04: 0xe008 (HSFS)
|
||||
HSFS: FDONE=0, FCERR=0, AEL=0, BERASE=1, SCIP=0, FDOPSS=1, FDV=1, FLOCKDN=1
|
||||
WARNING: SPI Configuration Lockdown activated.
|
||||
Reading OPCODES... done
|
||||
0x06: 0x3f04 (HSFC)
|
||||
HSFC: FGO=0, FCYCLE=2, FDBC=63, SME=0
|
||||
0x08: 0x00001000 (FADDR)
|
||||
0x50: 0x00001a1b (FRAP)
|
||||
BMWAG 0x00, BMRAG 0x00, BRWA 0x1a, BRRA 0x1b
|
||||
0x54: 0x00000000 FREG0: WARNING: Flash Descriptor region (0x00000000-0x00000fff) is read-only.
|
||||
0x58: 0x07ff0600 FREG1: BIOS region (0x00600000-0x007fffff) is read-write.
|
||||
0x5C: 0x05f50001 FREG2: WARNING: Management Engine region (0x00001000-0x005f5fff) is locked.
|
||||
0x60: 0x05f705f6 FREG3: Gigabit Ethernet region (0x005f6000-0x005f7fff) is read-write.
|
||||
0x64: 0x05ff05f8 FREG4: Platform Data region (0x005f8000-0x005fffff) is read-write.
|
||||
0x74: 0x9fff07e0 PR0: WARNING: 0x007e0000-0x01ffffff is read-only.
|
||||
0x84: 0x85ff85f8 PR4: WARNING: 0x005f8000-0x005fffff is locked.
|
||||
Please send a verbose log to flashrom@flashrom.org if this board is not listed on
|
||||
http://flashrom.org/Supported_hardware#Supported_mainboards yet.
|
||||
Writes have been disabled. You can enforce write support with the
|
||||
ich_spi_force programmer option, but it will most likely harm your hardware!
|
||||
If you force flashrom you will get no support if something breaks.
|
||||
0x90: 0x04 (SSFS)
|
||||
SSFS: SCIP=0, FDONE=1, FCERR=0, AEL=0
|
||||
0x91: 0x000000 (SSFC)
|
||||
SSFC: SCGO=0, ACS=0, SPOP=0, COP=0, DBC=0, SME=0, SCF=0
|
||||
0x94: 0x5006 (PREOP)
|
||||
0x96: 0x143b (OPTYPE)
|
||||
0x98: 0x05200302 (OPMENU)
|
||||
0x9C: 0x0601209f (OPMENU+4)
|
||||
0xA0: 0x00000000 (BBAR)
|
||||
0xC4: 0x00002005 (LVSCC)
|
||||
LVSCC: BES=0x1, WG=1, WSR=0, WEWS=0, EO=0x20, VCL=0
|
||||
0xC8: 0x00002005 (UVSCC)
|
||||
UVSCC: BES=0x1, WG=1, WSR=0, WEWS=0, EO=0x20, VCL=0
|
||||
0xD0: 0x00000000 (FPB)
|
||||
|
||||
SPI Read Configuration: prefetching disabled, caching enabled, OK.
|
||||
The following protocols are supported: FWH, SPI.
|
||||
Probing for AMIC A25L05PT, 64 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for AMIC A25L05PU, 64 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for AMIC A25L10PT, 128 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for AMIC A25L10PU, 128 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for AMIC A25L20PT, 256 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for AMIC A25L20PU, 256 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for AMIC A25L40PT, 512 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for AMIC A25L40PU, 512 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for AMIC A25L80P, 1024 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for AMIC A25L16PT, 2048 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for AMIC A25L16PU, 2048 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for AMIC A25L512, 64 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for AMIC A25L010, 128 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for AMIC A25L020, 256 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for AMIC A25L040, 512 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for AMIC A25L080, 1024 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for AMIC A25L016, 2048 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for AMIC A25L032, 4096 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for AMIC A25LQ032, 4096 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Atmel AT25DF021, 256 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Atmel AT25DF041A, 512 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Atmel AT25DF081, 1024 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Atmel AT25DF081A, 1024 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Atmel AT25DF161, 2048 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Atmel AT25DF321, 4096 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Atmel AT25DF321A, 4096 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Atmel AT25DF641(A), 8192 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Atmel AT25DQ161, 2048 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Atmel AT25F512B, 64 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Atmel AT25FS010, 128 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Atmel AT25FS040, 512 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Atmel AT26DF041, 512 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Atmel AT26DF081A, 1024 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Atmel AT26DF161, 2048 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Atmel AT26DF161A, 2048 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Atmel AT26F004, 512 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Atmel AT45CS1282, 16896 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Atmel AT45DB011D, 128 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Atmel AT45DB021D, 256 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Atmel AT45DB041D, 512 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Atmel AT45DB081D, 1024 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Atmel AT45DB161D, 2048 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Atmel AT45DB321C, 4224 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Atmel AT45DB321D, 4096 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Atmel AT45DB642D, 8192 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for EMST F25L008A, 1024 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Eon EN25B05, 64 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Eon EN25B05T, 64 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Eon EN25B10, 128 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Eon EN25B10T, 128 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Eon EN25B20, 256 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Eon EN25B20T, 256 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Eon EN25B40, 512 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Eon EN25B40T, 512 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Eon EN25B80, 1024 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Eon EN25B80T, 1024 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Eon EN25B16, 2048 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Eon EN25B16T, 2048 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Eon EN25B32, 4096 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Eon EN25B32T, 4096 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Eon EN25B64, 8192 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Eon EN25B64T, 8192 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Eon EN25F05, 64 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Eon EN25F10, 128 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Eon EN25F20, 256 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Eon EN25F40, 512 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Eon EN25F80, 1024 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Eon EN25F16, 2048 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Eon EN25F32, 4096 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Eon EN25Q40, 512 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Eon EN25Q80(A), 1024 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Eon EN25Q16, 2048 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Eon EN25Q32(A/B), 4096 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Eon EN25Q64, 8192 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Eon EN25Q128, 16384 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Eon EN25QH16, 2048 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Eon EN25QH32, 4096 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for GigaDevice GD25Q20, 256 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for GigaDevice GD25Q40, 512 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for GigaDevice GD25Q80, 1024 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for GigaDevice GD25Q16, 2048 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for GigaDevice GD25Q32, 4096 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for GigaDevice GD25Q64, 8192 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for GigaDevice GD25Q128, 16384 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Macronix MX25L512, 64 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Macronix MX25L1005, 128 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Macronix MX25L2005, 256 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Macronix MX25L4005, 512 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Macronix MX25L8005, 1024 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Macronix MX25L1605, 2048 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Macronix MX25L1635D, 2048 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Macronix MX25L1635E, 2048 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Macronix MX25L3205, 4096 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Macronix MX25L3235D, 4096 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Macronix MX25L6405, 8192 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Chip status register is 00
|
||||
Chip status register: Status Register Write Disable (SRWD) is not set
|
||||
Chip status register: Bit 6 is not set
|
||||
Chip status register: Block Protect 3 (BP3) is not set
|
||||
Chip status register: Block Protect 2 (BP2) is not set
|
||||
Chip status register: Block Protect 1 (BP1) is not set
|
||||
Chip status register: Block Protect 0 (BP0) is not set
|
||||
Chip status register: Write Enable Latch (WEL) is not set
|
||||
Chip status register: Write In Progress (WIP/BUSY) is not set
|
||||
Found Macronix flash chip "MX25L6405" (8192 kB, SPI) at physical address 0xff800000.
|
||||
Probing for Macronix MX25L12805, 16384 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Numonyx M25PE10, 128 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Numonyx M25PE20, 256 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Numonyx M25PE40, 512 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Numonyx M25PE80, 1024 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Numonyx M25PE16, 2048 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Numonyx N25Q064, 8192 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for PMC Pm25LV010, 128 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for PMC Pm25LV016B, 2048 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for PMC Pm25LV020, 256 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for PMC Pm25LV040, 512 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for PMC Pm25LV080B, 1024 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for PMC Pm25LV512, 64 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Sanyo LF25FW203A, 2048 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Spansion S25FL004A, 512 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Spansion S25FL008A, 1024 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Spansion S25FL016A, 2048 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Spansion S25FL032A, 4096 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Spansion S25FL064A, 8192 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for SST SST25LF040A, 512 kB: Invalid OPCODE 0xab, will not execute.
|
||||
Probing for SST SST25LF080A, 1024 kB: Invalid OPCODE 0xab, will not execute.
|
||||
Probing for SST SST25VF010, 128 kB: Invalid OPCODE 0x90, will not execute.
|
||||
Probing for SST SST25VF016B, 2048 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for SST SST25VF032B, 4096 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for SST SST25VF064C, 8192 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for SST SST25VF040, 512 kB: Invalid OPCODE 0x90, will not execute.
|
||||
Probing for SST SST25VF040B, 512 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for SST SST25VF040B.REMS, 512 kB: Invalid OPCODE 0x90, will not execute.
|
||||
Probing for SST SST25VF080B, 1024 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for ST M25P05-A, 64 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for ST M25P05, 64 kB: Ignoring RES in favour of RDID.
|
||||
Probing for ST M25P10-A, 128 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for ST M25P10, 128 kB: Ignoring RES in favour of RDID.
|
||||
Probing for ST M25P20, 256 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for ST M25P40, 512 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for ST M25P40-old, 512 kB: Ignoring RES in favour of RDID.
|
||||
Probing for ST M25P80, 1024 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for ST M25P16, 2048 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for ST M25P32, 4096 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for ST M25P64, 8192 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for ST M25P128, 16384 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for ST M25PX16, 2048 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for ST M25PX32, 4096 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for ST M25PX64, 8192 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Winbond W25Q80, 1024 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Winbond W25Q16, 2048 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Winbond W25Q32, 4096 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Winbond W25Q64, 8192 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Winbond W25Q128, 16384 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Winbond W25X10, 128 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Winbond W25X20, 256 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Winbond W25X40, 512 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Winbond W25X80, 1024 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Winbond W25X16, 2048 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Winbond W25X32, 4096 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Winbond W25X64, 8192 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Unknown SFDP-capable chip, 0 kB: Invalid OPCODE 0x5a, will not execute.
|
||||
Receiving SFDP signature failed.
|
||||
Probing for AMIC unknown AMIC SPI chip, 0 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Atmel unknown Atmel SPI chip, 0 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Eon unknown Eon SPI chip, 0 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Macronix unknown Macronix SPI chip, 0 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for PMC unknown PMC SPI chip, 0 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for SST unknown SST SPI chip, 0 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for ST unknown ST SPI chip, 0 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Sanyo unknown Sanyo SPI chip, 0 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Generic unknown SPI chip (RDID), 0 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Generic unknown SPI chip (REMS), 0 kB: Invalid OPCODE 0x90, will not execute.
|
||||
Probing for Atmel AT49LH002, 256 kB: probe_82802ab: id1 0xff, id2 0xff, id1 parity violation, id1 is normal flash content, id2 is normal flash content
|
||||
Probing for Intel 82802AB, 512 kB: probe_82802ab: id1 0x50, id2 0x09, id1 parity violation, id1 is normal flash content, id2 is normal flash content
|
||||
Probing for Intel 82802AC, 1024 kB: probe_82802ab: id1 0xba, id2 0x8e, id1 is normal flash content, id2 is normal flash content
|
||||
Probing for PMC Pm49FL002, 256 kB: probe_jedec_common: id1 0xff, id2 0xff, id1 parity violation, id1 is normal flash content, id2 is normal flash content
|
||||
Probing for PMC Pm49FL004, 512 kB: probe_jedec_common: id1 0x50, id2 0x09, id1 parity violation, id1 is normal flash content, id2 is normal flash content
|
||||
Probing for Sharp LHF00L04, 1024 kB: probe_82802ab: id1 0xba, id2 0x8e, id1 is normal flash content, id2 is normal flash content
|
||||
Probing for SST SST49LF002A/B, 256 kB: probe_jedec_common: id1 0xff, id2 0xff, id1 parity violation, id1 is normal flash content, id2 is normal flash content
|
||||
Probing for SST SST49LF003A/B, 384 kB: probe_jedec_common: id1 0x0a, id2 0xce, id1 parity violation, id1 is normal flash content, id2 is normal flash content
|
||||
Probing for SST SST49LF004A/B, 512 kB: probe_jedec_common: id1 0x50, id2 0x09, id1 parity violation, id1 is normal flash content, id2 is normal flash content
|
||||
Probing for SST SST49LF004C, 512 kB: probe_82802ab: id1 0x50, id2 0x09, id1 parity violation, id1 is normal flash content, id2 is normal flash content
|
||||
Probing for SST SST49LF008A, 1024 kB: probe_jedec_common: id1 0xba, id2 0x8e, id1 is normal flash content, id2 is normal flash content
|
||||
Probing for SST SST49LF008C, 1024 kB: probe_82802ab: id1 0xba, id2 0x8e, id1 is normal flash content, id2 is normal flash content
|
||||
Probing for SST SST49LF016C, 2048 kB: probe_82802ab: id1 0x4e, id2 0x41, id1 parity violation, id1 is normal flash content, id2 is normal flash content
|
||||
Probing for ST M50FLW040A, 512 kB: probe_82802ab: id1 0x50, id2 0x09, id1 parity violation, id1 is normal flash content, id2 is normal flash content
|
||||
Probing for ST M50FLW040B, 512 kB: probe_82802ab: id1 0x50, id2 0x09, id1 parity violation, id1 is normal flash content, id2 is normal flash content
|
||||
Probing for ST M50FLW080A, 1024 kB: probe_82802ab: id1 0xba, id2 0x8e, id1 is normal flash content, id2 is normal flash content
|
||||
Probing for ST M50FLW080B, 1024 kB: probe_82802ab: id1 0xba, id2 0x8e, id1 is normal flash content, id2 is normal flash content
|
||||
Probing for ST M50FW002, 256 kB: probe_82802ab: id1 0xff, id2 0xff, id1 parity violation, id1 is normal flash content, id2 is normal flash content
|
||||
Probing for ST M50FW016, 2048 kB: probe_82802ab: id1 0x4e, id2 0x41, id1 parity violation, id1 is normal flash content, id2 is normal flash content
|
||||
Probing for ST M50FW040, 512 kB: probe_82802ab: id1 0x50, id2 0x09, id1 parity violation, id1 is normal flash content, id2 is normal flash content
|
||||
Probing for ST M50FW080, 1024 kB: probe_82802ab: id1 0xba, id2 0x8e, id1 is normal flash content, id2 is normal flash content
|
||||
Probing for Winbond W39V040FA, 512 kB: probe_jedec_common: id1 0x50, id2 0x09, id1 parity violation, id1 is normal flash content, id2 is normal flash content
|
||||
Probing for Winbond W39V040FB, 512 kB: probe_jedec_common: id1 0x50, id2 0x09, id1 parity violation, id1 is normal flash content, id2 is normal flash content
|
||||
Probing for Winbond W39V040FC, 512 kB: probe_jedec_common: id1 0x50, id2 0x09, id1 parity violation, id1 is normal flash content, id2 is normal flash content
|
||||
Probing for Winbond W49V002FA, 256 kB: probe_jedec_common: id1 0xff, id2 0xff, id1 parity violation, id1 is normal flash content, id2 is normal flash content
|
||||
Probing for Winbond W39V080FA, 1024 kB: probe_jedec_common: id1 0xba, id2 0x8e, id1 is normal flash content, id2 is normal flash content
|
||||
Probing for Winbond W39V080FA (dual mode), 512 kB: probe_jedec_common: id1 0x50, id2 0x09, id1 parity violation, id1 is normal flash content, id2 is normal flash content
|
||||
Found Macronix flash chip "MX25L6405" (8192 kB, SPI).
|
||||
No operations were specified.
|
||||
Restoring MMIO space at 0x7f9c951da8a0
|
||||
Restoring PCI config space for 00:1f:0 reg 0xdc
|
16
site/docs/hardware/hwdumps/x200/flashrom_read.err.log
Normal file
16
site/docs/hardware/hwdumps/x200/flashrom_read.err.log
Normal file
|
@ -0,0 +1,16 @@
|
|||
========================================================================
|
||||
WARNING! You seem to be running flashrom on an unsupported laptop.
|
||||
Laptops, notebooks and netbooks are difficult to support and we
|
||||
recommend to use the vendor flashing utility. The embedded controller
|
||||
(EC) in these machines often interacts badly with flashing.
|
||||
See http://www.flashrom.org/Laptops for details.
|
||||
|
||||
If flash is shared with the EC, erase is guaranteed to brick your laptop
|
||||
and write may brick your laptop.
|
||||
Read and probe may irritate your EC and cause fan failure, backlight
|
||||
failure and sudden poweroff.
|
||||
You have been warned.
|
||||
========================================================================
|
||||
Proceeding anyway because user forced us to.
|
||||
Transaction error!
|
||||
Read operation failed!
|
292
site/docs/hardware/hwdumps/x200/flashrom_read.log
Normal file
292
site/docs/hardware/hwdumps/x200/flashrom_read.log
Normal file
|
@ -0,0 +1,292 @@
|
|||
flashrom v0.9.6.1-r1563 on Linux 3.13.0-39-lowlatency (x86_64)
|
||||
flashrom is free software, get the source code at http://www.flashrom.org
|
||||
|
||||
flashrom was built with libpci 3.1.9, GCC 4.7.1, little endian
|
||||
Command line (5 args): flashrom -V -p internal:laptop=force_I_want_a_brick -r rom.bin
|
||||
Calibrating delay loop... OS timer resolution is 2 usecs, 1579M loops per second, 10 myus = 10 us, 100 myus = 100 us, 1000 myus = 1004 us, 10000 myus = 10014 us, 8 myus = 9 us, OK.
|
||||
Initializing internal programmer
|
||||
No coreboot table found.
|
||||
DMI string system-manufacturer: "LENOVO"
|
||||
DMI string system-product-name: "7459GW4"
|
||||
DMI string system-version: "ThinkPad X200"
|
||||
DMI string baseboard-manufacturer: "LENOVO"
|
||||
DMI string baseboard-product-name: "7459GW4"
|
||||
DMI string baseboard-version: "Not Available"
|
||||
DMI string chassis-type: "Notebook"
|
||||
Laptop detected via DMI.
|
||||
Found chipset "Intel ICH9M-E" with PCI ID 8086:2917. Enabling flash write...
|
||||
0xfff80000/0xffb80000 FWH IDSEL: 0x0
|
||||
0xfff00000/0xffb00000 FWH IDSEL: 0x0
|
||||
0xffe80000/0xffa80000 FWH IDSEL: 0x0
|
||||
0xffe00000/0xffa00000 FWH IDSEL: 0x0
|
||||
0xffd80000/0xff980000 FWH IDSEL: 0x0
|
||||
0xffd00000/0xff900000 FWH IDSEL: 0x0
|
||||
0xffc80000/0xff880000 FWH IDSEL: 0x0
|
||||
0xffc00000/0xff800000 FWH IDSEL: 0x0
|
||||
0xff700000/0xff300000 FWH IDSEL: 0x4
|
||||
0xff600000/0xff200000 FWH IDSEL: 0x5
|
||||
0xff500000/0xff100000 FWH IDSEL: 0x6
|
||||
0xff400000/0xff000000 FWH IDSEL: 0x7
|
||||
0xfff80000/0xffb80000 FWH decode enabled
|
||||
0xfff00000/0xffb00000 FWH decode enabled
|
||||
0xffe80000/0xffa80000 FWH decode enabled
|
||||
0xffe00000/0xffa00000 FWH decode enabled
|
||||
0xffd80000/0xff980000 FWH decode enabled
|
||||
0xffd00000/0xff900000 FWH decode enabled
|
||||
0xffc80000/0xff880000 FWH decode enabled
|
||||
0xffc00000/0xff800000 FWH decode enabled
|
||||
0xff700000/0xff300000 FWH decode disabled
|
||||
0xff600000/0xff200000 FWH decode disabled
|
||||
0xff500000/0xff100000 FWH decode disabled
|
||||
0xff400000/0xff000000 FWH decode disabled
|
||||
Maximum FWH chip size: 0x400000 bytes
|
||||
BIOS Lock Enable: disabled, BIOS Write Enable: disabled, BIOS_CNTL is 0x0
|
||||
Root Complex Register Block address = 0xfed1c000
|
||||
GCS = 0x7b0461: BIOS Interface Lock-Down: enabled, Boot BIOS Straps: 0x1 (SPI)
|
||||
Top Swap : not enabled
|
||||
SPIBAR = 0xfed1c000 + 0x3800
|
||||
0x04: 0xe008 (HSFS)
|
||||
HSFS: FDONE=0, FCERR=0, AEL=0, BERASE=1, SCIP=0, FDOPSS=1, FDV=1, FLOCKDN=1
|
||||
WARNING: SPI Configuration Lockdown activated.
|
||||
Reading OPCODES... done
|
||||
0x06: 0x3f04 (HSFC)
|
||||
HSFC: FGO=0, FCYCLE=2, FDBC=63, SME=0
|
||||
0x08: 0x00000000 (FADDR)
|
||||
0x50: 0x00001a1b (FRAP)
|
||||
BMWAG 0x00, BMRAG 0x00, BRWA 0x1a, BRRA 0x1b
|
||||
0x54: 0x00000000 FREG0: WARNING: Flash Descriptor region (0x00000000-0x00000fff) is read-only.
|
||||
0x58: 0x07ff0600 FREG1: BIOS region (0x00600000-0x007fffff) is read-write.
|
||||
0x5C: 0x05f50001 FREG2: WARNING: Management Engine region (0x00001000-0x005f5fff) is locked.
|
||||
0x60: 0x05f705f6 FREG3: Gigabit Ethernet region (0x005f6000-0x005f7fff) is read-write.
|
||||
0x64: 0x05ff05f8 FREG4: Platform Data region (0x005f8000-0x005fffff) is read-write.
|
||||
0x74: 0x9fff07e0 PR0: WARNING: 0x007e0000-0x01ffffff is read-only.
|
||||
0x84: 0x85ff85f8 PR4: WARNING: 0x005f8000-0x005fffff is locked.
|
||||
Please send a verbose log to flashrom@flashrom.org if this board is not listed on
|
||||
http://flashrom.org/Supported_hardware#Supported_mainboards yet.
|
||||
Writes have been disabled. You can enforce write support with the
|
||||
ich_spi_force programmer option, but it will most likely harm your hardware!
|
||||
If you force flashrom you will get no support if something breaks.
|
||||
0x90: 0x04 (SSFS)
|
||||
SSFS: SCIP=0, FDONE=1, FCERR=0, AEL=0
|
||||
0x91: 0x004240 (SSFC)
|
||||
SSFC: SCGO=0, ACS=0, SPOP=0, COP=4, DBC=2, SME=0, SCF=0
|
||||
0x94: 0x5006 (PREOP)
|
||||
0x96: 0x143b (OPTYPE)
|
||||
0x98: 0x05200302 (OPMENU)
|
||||
0x9C: 0x0601209f (OPMENU+4)
|
||||
0xA0: 0x00000000 (BBAR)
|
||||
0xC4: 0x00002005 (LVSCC)
|
||||
LVSCC: BES=0x1, WG=1, WSR=0, WEWS=0, EO=0x20, VCL=0
|
||||
0xC8: 0x00002005 (UVSCC)
|
||||
UVSCC: BES=0x1, WG=1, WSR=0, WEWS=0, EO=0x20, VCL=0
|
||||
0xD0: 0x00000000 (FPB)
|
||||
|
||||
SPI Read Configuration: prefetching disabled, caching enabled, OK.
|
||||
The following protocols are supported: FWH, SPI.
|
||||
Probing for AMIC A25L05PT, 64 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for AMIC A25L05PU, 64 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for AMIC A25L10PT, 128 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for AMIC A25L10PU, 128 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for AMIC A25L20PT, 256 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for AMIC A25L20PU, 256 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for AMIC A25L40PT, 512 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for AMIC A25L40PU, 512 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for AMIC A25L80P, 1024 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for AMIC A25L16PT, 2048 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for AMIC A25L16PU, 2048 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for AMIC A25L512, 64 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for AMIC A25L010, 128 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for AMIC A25L020, 256 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for AMIC A25L040, 512 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for AMIC A25L080, 1024 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for AMIC A25L016, 2048 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for AMIC A25L032, 4096 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for AMIC A25LQ032, 4096 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Atmel AT25DF021, 256 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Atmel AT25DF041A, 512 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Atmel AT25DF081, 1024 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Atmel AT25DF081A, 1024 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Atmel AT25DF161, 2048 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Atmel AT25DF321, 4096 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Atmel AT25DF321A, 4096 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Atmel AT25DF641(A), 8192 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Atmel AT25DQ161, 2048 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Atmel AT25F512B, 64 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Atmel AT25FS010, 128 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Atmel AT25FS040, 512 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Atmel AT26DF041, 512 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Atmel AT26DF081A, 1024 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Atmel AT26DF161, 2048 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Atmel AT26DF161A, 2048 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Atmel AT26F004, 512 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Atmel AT45CS1282, 16896 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Atmel AT45DB011D, 128 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Atmel AT45DB021D, 256 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Atmel AT45DB041D, 512 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Atmel AT45DB081D, 1024 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Atmel AT45DB161D, 2048 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Atmel AT45DB321C, 4224 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Atmel AT45DB321D, 4096 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Atmel AT45DB642D, 8192 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for EMST F25L008A, 1024 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Eon EN25B05, 64 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Eon EN25B05T, 64 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Eon EN25B10, 128 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Eon EN25B10T, 128 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Eon EN25B20, 256 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Eon EN25B20T, 256 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Eon EN25B40, 512 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Eon EN25B40T, 512 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Eon EN25B80, 1024 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Eon EN25B80T, 1024 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Eon EN25B16, 2048 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Eon EN25B16T, 2048 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Eon EN25B32, 4096 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Eon EN25B32T, 4096 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Eon EN25B64, 8192 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Eon EN25B64T, 8192 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Eon EN25F05, 64 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Eon EN25F10, 128 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Eon EN25F20, 256 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Eon EN25F40, 512 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Eon EN25F80, 1024 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Eon EN25F16, 2048 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Eon EN25F32, 4096 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Eon EN25Q40, 512 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Eon EN25Q80(A), 1024 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Eon EN25Q16, 2048 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Eon EN25Q32(A/B), 4096 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Eon EN25Q64, 8192 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Eon EN25Q128, 16384 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Eon EN25QH16, 2048 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Eon EN25QH32, 4096 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for GigaDevice GD25Q20, 256 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for GigaDevice GD25Q40, 512 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for GigaDevice GD25Q80, 1024 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for GigaDevice GD25Q16, 2048 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for GigaDevice GD25Q32, 4096 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for GigaDevice GD25Q64, 8192 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for GigaDevice GD25Q128, 16384 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Macronix MX25L512, 64 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Macronix MX25L1005, 128 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Macronix MX25L2005, 256 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Macronix MX25L4005, 512 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Macronix MX25L8005, 1024 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Macronix MX25L1605, 2048 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Macronix MX25L1635D, 2048 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Macronix MX25L1635E, 2048 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Macronix MX25L3205, 4096 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Macronix MX25L3235D, 4096 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Macronix MX25L6405, 8192 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Chip status register is 00
|
||||
Chip status register: Status Register Write Disable (SRWD) is not set
|
||||
Chip status register: Bit 6 is not set
|
||||
Chip status register: Block Protect 3 (BP3) is not set
|
||||
Chip status register: Block Protect 2 (BP2) is not set
|
||||
Chip status register: Block Protect 1 (BP1) is not set
|
||||
Chip status register: Block Protect 0 (BP0) is not set
|
||||
Chip status register: Write Enable Latch (WEL) is not set
|
||||
Chip status register: Write In Progress (WIP/BUSY) is not set
|
||||
Found Macronix flash chip "MX25L6405" (8192 kB, SPI) at physical address 0xff800000.
|
||||
Probing for Macronix MX25L12805, 16384 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Numonyx M25PE10, 128 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Numonyx M25PE20, 256 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Numonyx M25PE40, 512 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Numonyx M25PE80, 1024 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Numonyx M25PE16, 2048 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Numonyx N25Q064, 8192 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for PMC Pm25LV010, 128 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for PMC Pm25LV016B, 2048 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for PMC Pm25LV020, 256 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for PMC Pm25LV040, 512 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for PMC Pm25LV080B, 1024 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for PMC Pm25LV512, 64 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Sanyo LF25FW203A, 2048 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Spansion S25FL004A, 512 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Spansion S25FL008A, 1024 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Spansion S25FL016A, 2048 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Spansion S25FL032A, 4096 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Spansion S25FL064A, 8192 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for SST SST25LF040A, 512 kB: Invalid OPCODE 0xab, will not execute.
|
||||
Probing for SST SST25LF080A, 1024 kB: Invalid OPCODE 0xab, will not execute.
|
||||
Probing for SST SST25VF010, 128 kB: Invalid OPCODE 0x90, will not execute.
|
||||
Probing for SST SST25VF016B, 2048 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for SST SST25VF032B, 4096 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for SST SST25VF064C, 8192 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for SST SST25VF040, 512 kB: Invalid OPCODE 0x90, will not execute.
|
||||
Probing for SST SST25VF040B, 512 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for SST SST25VF040B.REMS, 512 kB: Invalid OPCODE 0x90, will not execute.
|
||||
Probing for SST SST25VF080B, 1024 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for ST M25P05-A, 64 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for ST M25P05, 64 kB: Ignoring RES in favour of RDID.
|
||||
Probing for ST M25P10-A, 128 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for ST M25P10, 128 kB: Ignoring RES in favour of RDID.
|
||||
Probing for ST M25P20, 256 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for ST M25P40, 512 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for ST M25P40-old, 512 kB: Ignoring RES in favour of RDID.
|
||||
Probing for ST M25P80, 1024 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for ST M25P16, 2048 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for ST M25P32, 4096 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for ST M25P64, 8192 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for ST M25P128, 16384 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for ST M25PX16, 2048 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for ST M25PX32, 4096 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for ST M25PX64, 8192 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Winbond W25Q80, 1024 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Winbond W25Q16, 2048 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Winbond W25Q32, 4096 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Winbond W25Q64, 8192 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Winbond W25Q128, 16384 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Winbond W25X10, 128 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Winbond W25X20, 256 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Winbond W25X40, 512 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Winbond W25X80, 1024 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Winbond W25X16, 2048 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Winbond W25X32, 4096 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Winbond W25X64, 8192 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Unknown SFDP-capable chip, 0 kB: Invalid OPCODE 0x5a, will not execute.
|
||||
Receiving SFDP signature failed.
|
||||
Probing for AMIC unknown AMIC SPI chip, 0 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Atmel unknown Atmel SPI chip, 0 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Eon unknown Eon SPI chip, 0 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Macronix unknown Macronix SPI chip, 0 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for PMC unknown PMC SPI chip, 0 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for SST unknown SST SPI chip, 0 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for ST unknown ST SPI chip, 0 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Sanyo unknown Sanyo SPI chip, 0 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Generic unknown SPI chip (RDID), 0 kB: probe_spi_rdid_generic: id1 0xc2, id2 0x2017
|
||||
Probing for Generic unknown SPI chip (REMS), 0 kB: Invalid OPCODE 0x90, will not execute.
|
||||
Probing for Atmel AT49LH002, 256 kB: probe_82802ab: id1 0xff, id2 0xff, id1 parity violation, id1 is normal flash content, id2 is normal flash content
|
||||
Probing for Intel 82802AB, 512 kB: probe_82802ab: id1 0x50, id2 0x09, id1 parity violation, id1 is normal flash content, id2 is normal flash content
|
||||
Probing for Intel 82802AC, 1024 kB: probe_82802ab: id1 0xba, id2 0x8e, id1 is normal flash content, id2 is normal flash content
|
||||
Probing for PMC Pm49FL002, 256 kB: probe_jedec_common: id1 0xff, id2 0xff, id1 parity violation, id1 is normal flash content, id2 is normal flash content
|
||||
Probing for PMC Pm49FL004, 512 kB: probe_jedec_common: id1 0x50, id2 0x09, id1 parity violation, id1 is normal flash content, id2 is normal flash content
|
||||
Probing for Sharp LHF00L04, 1024 kB: probe_82802ab: id1 0xba, id2 0x8e, id1 is normal flash content, id2 is normal flash content
|
||||
Probing for SST SST49LF002A/B, 256 kB: probe_jedec_common: id1 0xff, id2 0xff, id1 parity violation, id1 is normal flash content, id2 is normal flash content
|
||||
Probing for SST SST49LF003A/B, 384 kB: probe_jedec_common: id1 0x0a, id2 0xce, id1 parity violation, id1 is normal flash content, id2 is normal flash content
|
||||
Probing for SST SST49LF004A/B, 512 kB: probe_jedec_common: id1 0x50, id2 0x09, id1 parity violation, id1 is normal flash content, id2 is normal flash content
|
||||
Probing for SST SST49LF004C, 512 kB: probe_82802ab: id1 0x50, id2 0x09, id1 parity violation, id1 is normal flash content, id2 is normal flash content
|
||||
Probing for SST SST49LF008A, 1024 kB: probe_jedec_common: id1 0xba, id2 0x8e, id1 is normal flash content, id2 is normal flash content
|
||||
Probing for SST SST49LF008C, 1024 kB: probe_82802ab: id1 0xba, id2 0x8e, id1 is normal flash content, id2 is normal flash content
|
||||
Probing for SST SST49LF016C, 2048 kB: probe_82802ab: id1 0x4e, id2 0x41, id1 parity violation, id1 is normal flash content, id2 is normal flash content
|
||||
Probing for ST M50FLW040A, 512 kB: probe_82802ab: id1 0x50, id2 0x09, id1 parity violation, id1 is normal flash content, id2 is normal flash content
|
||||
Probing for ST M50FLW040B, 512 kB: probe_82802ab: id1 0x50, id2 0x09, id1 parity violation, id1 is normal flash content, id2 is normal flash content
|
||||
Probing for ST M50FLW080A, 1024 kB: probe_82802ab: id1 0xba, id2 0x8e, id1 is normal flash content, id2 is normal flash content
|
||||
Probing for ST M50FLW080B, 1024 kB: probe_82802ab: id1 0xba, id2 0x8e, id1 is normal flash content, id2 is normal flash content
|
||||
Probing for ST M50FW002, 256 kB: probe_82802ab: id1 0xff, id2 0xff, id1 parity violation, id1 is normal flash content, id2 is normal flash content
|
||||
Probing for ST M50FW016, 2048 kB: probe_82802ab: id1 0x4e, id2 0x41, id1 parity violation, id1 is normal flash content, id2 is normal flash content
|
||||
Probing for ST M50FW040, 512 kB: probe_82802ab: id1 0x50, id2 0x09, id1 parity violation, id1 is normal flash content, id2 is normal flash content
|
||||
Probing for ST M50FW080, 1024 kB: probe_82802ab: id1 0xba, id2 0x8e, id1 is normal flash content, id2 is normal flash content
|
||||
Probing for Winbond W39V040FA, 512 kB: probe_jedec_common: id1 0x50, id2 0x09, id1 parity violation, id1 is normal flash content, id2 is normal flash content
|
||||
Probing for Winbond W39V040FB, 512 kB: probe_jedec_common: id1 0x50, id2 0x09, id1 parity violation, id1 is normal flash content, id2 is normal flash content
|
||||
Probing for Winbond W39V040FC, 512 kB: probe_jedec_common: id1 0x50, id2 0x09, id1 parity violation, id1 is normal flash content, id2 is normal flash content
|
||||
Probing for Winbond W49V002FA, 256 kB: probe_jedec_common: id1 0xff, id2 0xff, id1 parity violation, id1 is normal flash content, id2 is normal flash content
|
||||
Probing for Winbond W39V080FA, 1024 kB: probe_jedec_common: id1 0xba, id2 0x8e, id1 is normal flash content, id2 is normal flash content
|
||||
Probing for Winbond W39V080FA (dual mode), 512 kB: probe_jedec_common: id1 0x50, id2 0x09, id1 parity violation, id1 is normal flash content, id2 is normal flash content
|
||||
Found Macronix flash chip "MX25L6405" (8192 kB, SPI).
|
||||
Reading flash... SSFS: SCIP=0, FDONE=1, FCERR=1, AEL=0
|
||||
SSFC: SCGO=0, ACS=0, SPOP=0, COP=1, DBC=63, SME=0, SCF=0
|
||||
Running OPCODE 0x03 failed at address 0x001000 (payload length was 64).
|
||||
FAILED.
|
||||
Restoring MMIO space at 0x7f53b721c8a0
|
||||
Restoring PCI config space for 00:1f:0 reg 0xdc
|
11
site/docs/hardware/hwdumps/x200/input_bustypes.log
Normal file
11
site/docs/hardware/hwdumps/x200/input_bustypes.log
Normal file
|
@ -0,0 +1,11 @@
|
|||
0019
|
||||
0000
|
||||
0000
|
||||
0019
|
||||
0019
|
||||
0011
|
||||
0011
|
||||
0019
|
||||
0019
|
||||
0000
|
||||
0000
|
1
site/docs/hardware/hwdumps/x200/inteltool.err.log
Normal file
1
site/docs/hardware/hwdumps/x200/inteltool.err.log
Normal file
|
@ -0,0 +1 @@
|
|||
bash: inteltool: command not found
|
0
site/docs/hardware/hwdumps/x200/inteltool.log
Normal file
0
site/docs/hardware/hwdumps/x200/inteltool.log
Normal file
0
site/docs/hardware/hwdumps/x200/ioports.err.log
Normal file
0
site/docs/hardware/hwdumps/x200/ioports.err.log
Normal file
60
site/docs/hardware/hwdumps/x200/ioports.log
Normal file
60
site/docs/hardware/hwdumps/x200/ioports.log
Normal file
|
@ -0,0 +1,60 @@
|
|||
0000-0cf7 : PCI Bus 0000:00
|
||||
0000-001f : dma1
|
||||
0020-0021 : pic1
|
||||
0040-0043 : timer0
|
||||
0050-0053 : timer1
|
||||
0060-0060 : keyboard
|
||||
0062-0062 : EC data
|
||||
0064-0064 : keyboard
|
||||
0066-0066 : EC cmd
|
||||
0070-0071 : rtc0
|
||||
0080-008f : dma page reg
|
||||
00a0-00a1 : pic2
|
||||
00c0-00df : dma2
|
||||
00f0-00ff : fpu
|
||||
03c0-03df : vga+
|
||||
0800-080f : pnp 00:01
|
||||
0cf8-0cff : PCI conf1
|
||||
0d00-ffff : PCI Bus 0000:00
|
||||
1000-1003 : ACPI PM1a_EVT_BLK
|
||||
1004-1005 : ACPI PM1a_CNT_BLK
|
||||
1008-100b : ACPI PM_TMR
|
||||
1010-1015 : ACPI CPU throttle
|
||||
1020-102f : ACPI GPE0_BLK
|
||||
1030-1033 : iTCO_wdt
|
||||
1050-1050 : ACPI PM2_CNT_BLK
|
||||
1060-107f : iTCO_wdt
|
||||
1180-11ff : pnp 00:01
|
||||
15e0-15ef : pnp 00:01
|
||||
1600-167f : pnp 00:01
|
||||
1680-169f : pnp 00:01
|
||||
1800-1807 : 0000:00:02.0
|
||||
1830-1837 : 0000:00:03.3
|
||||
1830-1837 : serial
|
||||
1838-183b : 0000:00:1f.2
|
||||
1838-183b : ahci
|
||||
183c-183f : 0000:00:1f.2
|
||||
183c-183f : ahci
|
||||
1840-185f : 0000:00:19.0
|
||||
1860-187f : 0000:00:1a.0
|
||||
1860-187f : uhci_hcd
|
||||
1880-189f : 0000:00:1a.1
|
||||
1880-189f : uhci_hcd
|
||||
18a0-18bf : 0000:00:1a.2
|
||||
18a0-18bf : uhci_hcd
|
||||
18c0-18df : 0000:00:1d.0
|
||||
18c0-18df : uhci_hcd
|
||||
18e0-18ff : 0000:00:1d.1
|
||||
18e0-18ff : uhci_hcd
|
||||
1c00-1c1f : 0000:00:1d.2
|
||||
1c00-1c1f : uhci_hcd
|
||||
1c20-1c3f : 0000:00:1f.2
|
||||
1c20-1c3f : ahci
|
||||
1c40-1c47 : 0000:00:1f.2
|
||||
1c40-1c47 : ahci
|
||||
1c48-1c4f : 0000:00:1f.2
|
||||
1c48-1c4f : ahci
|
||||
1c60-1c7f : 0000:00:1f.3
|
||||
2000-2fff : PCI Bus 0000:05
|
||||
3000-3fff : PCI Bus 0000:02
|
||||
4000-4fff : PCI Bus 0000:03
|
0
site/docs/hardware/hwdumps/x200/lspci.err.log
Normal file
0
site/docs/hardware/hwdumps/x200/lspci.err.log
Normal file
2287
site/docs/hardware/hwdumps/x200/lspci.log
Normal file
2287
site/docs/hardware/hwdumps/x200/lspci.log
Normal file
File diff suppressed because it is too large
Load diff
1
site/docs/hardware/hwdumps/x200/lspnp.err.log
Normal file
1
site/docs/hardware/hwdumps/x200/lspnp.err.log
Normal file
|
@ -0,0 +1 @@
|
|||
bash: lspnp: command not found
|
0
site/docs/hardware/hwdumps/x200/lspnp.log
Normal file
0
site/docs/hardware/hwdumps/x200/lspnp.log
Normal file
0
site/docs/hardware/hwdumps/x200/lsusb.err.log
Normal file
0
site/docs/hardware/hwdumps/x200/lsusb.err.log
Normal file
820
site/docs/hardware/hwdumps/x200/lsusb.log
Normal file
820
site/docs/hardware/hwdumps/x200/lsusb.log
Normal file
|
@ -0,0 +1,820 @@
|
|||
|
||||
Bus 002 Device 001: ID 1d6b:0002 Linux Foundation 2.0 root hub
|
||||
Device Descriptor:
|
||||
bLength 18
|
||||
bDescriptorType 1
|
||||
bcdUSB 2.00
|
||||
bDeviceClass 9 Hub
|
||||
bDeviceSubClass 0 Unused
|
||||
bDeviceProtocol 0 Full speed (or root) hub
|
||||
bMaxPacketSize0 64
|
||||
idVendor 0x1d6b Linux Foundation
|
||||
idProduct 0x0002 2.0 root hub
|
||||
bcdDevice 3.13
|
||||
iManufacturer 3 Linux 3.13.0-39-lowlatency ehci_hcd
|
||||
iProduct 2 EHCI Host Controller
|
||||
iSerial 1 0000:00:1d.7
|
||||
bNumConfigurations 1
|
||||
Configuration Descriptor:
|
||||
bLength 9
|
||||
bDescriptorType 2
|
||||
wTotalLength 25
|
||||
bNumInterfaces 1
|
||||
bConfigurationValue 1
|
||||
iConfiguration 0
|
||||
bmAttributes 0xe0
|
||||
Self Powered
|
||||
Remote Wakeup
|
||||
MaxPower 0mA
|
||||
Interface Descriptor:
|
||||
bLength 9
|
||||
bDescriptorType 4
|
||||
bInterfaceNumber 0
|
||||
bAlternateSetting 0
|
||||
bNumEndpoints 1
|
||||
bInterfaceClass 9 Hub
|
||||
bInterfaceSubClass 0 Unused
|
||||
bInterfaceProtocol 0 Full speed (or root) hub
|
||||
iInterface 0
|
||||
Endpoint Descriptor:
|
||||
bLength 7
|
||||
bDescriptorType 5
|
||||
bEndpointAddress 0x81 EP 1 IN
|
||||
bmAttributes 3
|
||||
Transfer Type Interrupt
|
||||
Synch Type None
|
||||
Usage Type Data
|
||||
wMaxPacketSize 0x0004 1x 4 bytes
|
||||
bInterval 12
|
||||
Hub Descriptor:
|
||||
bLength 9
|
||||
bDescriptorType 41
|
||||
nNbrPorts 6
|
||||
wHubCharacteristic 0x000a
|
||||
No power switching (usb 1.0)
|
||||
Per-port overcurrent protection
|
||||
bPwrOn2PwrGood 10 * 2 milli seconds
|
||||
bHubContrCurrent 0 milli Ampere
|
||||
DeviceRemovable 0x38
|
||||
PortPwrCtrlMask 0xff
|
||||
Hub Port Status:
|
||||
Port 1: 0000.0100 power
|
||||
Port 2: 0000.0100 power
|
||||
Port 3: 0000.0100 power
|
||||
Port 4: 0000.0100 power
|
||||
Port 5: 0000.0100 power
|
||||
Port 6: 0000.0100 power
|
||||
Device Status: 0x0001
|
||||
Self Powered
|
||||
|
||||
Bus 008 Device 001: ID 1d6b:0001 Linux Foundation 1.1 root hub
|
||||
Device Descriptor:
|
||||
bLength 18
|
||||
bDescriptorType 1
|
||||
bcdUSB 1.10
|
||||
bDeviceClass 9 Hub
|
||||
bDeviceSubClass 0 Unused
|
||||
bDeviceProtocol 0 Full speed (or root) hub
|
||||
bMaxPacketSize0 64
|
||||
idVendor 0x1d6b Linux Foundation
|
||||
idProduct 0x0001 1.1 root hub
|
||||
bcdDevice 3.13
|
||||
iManufacturer 3 Linux 3.13.0-39-lowlatency uhci_hcd
|
||||
iProduct 2 UHCI Host Controller
|
||||
iSerial 1 0000:00:1d.2
|
||||
bNumConfigurations 1
|
||||
Configuration Descriptor:
|
||||
bLength 9
|
||||
bDescriptorType 2
|
||||
wTotalLength 25
|
||||
bNumInterfaces 1
|
||||
bConfigurationValue 1
|
||||
iConfiguration 0
|
||||
bmAttributes 0xe0
|
||||
Self Powered
|
||||
Remote Wakeup
|
||||
MaxPower 0mA
|
||||
Interface Descriptor:
|
||||
bLength 9
|
||||
bDescriptorType 4
|
||||
bInterfaceNumber 0
|
||||
bAlternateSetting 0
|
||||
bNumEndpoints 1
|
||||
bInterfaceClass 9 Hub
|
||||
bInterfaceSubClass 0 Unused
|
||||
bInterfaceProtocol 0 Full speed (or root) hub
|
||||
iInterface 0
|
||||
Endpoint Descriptor:
|
||||
bLength 7
|
||||
bDescriptorType 5
|
||||
bEndpointAddress 0x81 EP 1 IN
|
||||
bmAttributes 3
|
||||
Transfer Type Interrupt
|
||||
Synch Type None
|
||||
Usage Type Data
|
||||
wMaxPacketSize 0x0002 1x 2 bytes
|
||||
bInterval 255
|
||||
Hub Descriptor:
|
||||
bLength 9
|
||||
bDescriptorType 41
|
||||
nNbrPorts 2
|
||||
wHubCharacteristic 0x000a
|
||||
No power switching (usb 1.0)
|
||||
Per-port overcurrent protection
|
||||
bPwrOn2PwrGood 1 * 2 milli seconds
|
||||
bHubContrCurrent 0 milli Ampere
|
||||
DeviceRemovable 0x02
|
||||
PortPwrCtrlMask 0xff
|
||||
Hub Port Status:
|
||||
Port 1: 0000.0100 power
|
||||
Port 2: 0000.0100 power
|
||||
Device Status: 0x0001
|
||||
Self Powered
|
||||
|
||||
Bus 007 Device 001: ID 1d6b:0001 Linux Foundation 1.1 root hub
|
||||
Device Descriptor:
|
||||
bLength 18
|
||||
bDescriptorType 1
|
||||
bcdUSB 1.10
|
||||
bDeviceClass 9 Hub
|
||||
bDeviceSubClass 0 Unused
|
||||
bDeviceProtocol 0 Full speed (or root) hub
|
||||
bMaxPacketSize0 64
|
||||
idVendor 0x1d6b Linux Foundation
|
||||
idProduct 0x0001 1.1 root hub
|
||||
bcdDevice 3.13
|
||||
iManufacturer 3 Linux 3.13.0-39-lowlatency uhci_hcd
|
||||
iProduct 2 UHCI Host Controller
|
||||
iSerial 1 0000:00:1d.1
|
||||
bNumConfigurations 1
|
||||
Configuration Descriptor:
|
||||
bLength 9
|
||||
bDescriptorType 2
|
||||
wTotalLength 25
|
||||
bNumInterfaces 1
|
||||
bConfigurationValue 1
|
||||
iConfiguration 0
|
||||
bmAttributes 0xe0
|
||||
Self Powered
|
||||
Remote Wakeup
|
||||
MaxPower 0mA
|
||||
Interface Descriptor:
|
||||
bLength 9
|
||||
bDescriptorType 4
|
||||
bInterfaceNumber 0
|
||||
bAlternateSetting 0
|
||||
bNumEndpoints 1
|
||||
bInterfaceClass 9 Hub
|
||||
bInterfaceSubClass 0 Unused
|
||||
bInterfaceProtocol 0 Full speed (or root) hub
|
||||
iInterface 0
|
||||
Endpoint Descriptor:
|
||||
bLength 7
|
||||
bDescriptorType 5
|
||||
bEndpointAddress 0x81 EP 1 IN
|
||||
bmAttributes 3
|
||||
Transfer Type Interrupt
|
||||
Synch Type None
|
||||
Usage Type Data
|
||||
wMaxPacketSize 0x0002 1x 2 bytes
|
||||
bInterval 255
|
||||
Hub Descriptor:
|
||||
bLength 9
|
||||
bDescriptorType 41
|
||||
nNbrPorts 2
|
||||
wHubCharacteristic 0x000a
|
||||
No power switching (usb 1.0)
|
||||
Per-port overcurrent protection
|
||||
bPwrOn2PwrGood 1 * 2 milli seconds
|
||||
bHubContrCurrent 0 milli Ampere
|
||||
DeviceRemovable 0x06
|
||||
PortPwrCtrlMask 0xff
|
||||
Hub Port Status:
|
||||
Port 1: 0000.0100 power
|
||||
Port 2: 0000.0100 power
|
||||
Device Status: 0x0001
|
||||
Self Powered
|
||||
|
||||
Bus 006 Device 001: ID 1d6b:0001 Linux Foundation 1.1 root hub
|
||||
Device Descriptor:
|
||||
bLength 18
|
||||
bDescriptorType 1
|
||||
bcdUSB 1.10
|
||||
bDeviceClass 9 Hub
|
||||
bDeviceSubClass 0 Unused
|
||||
bDeviceProtocol 0 Full speed (or root) hub
|
||||
bMaxPacketSize0 64
|
||||
idVendor 0x1d6b Linux Foundation
|
||||
idProduct 0x0001 1.1 root hub
|
||||
bcdDevice 3.13
|
||||
iManufacturer 3 Linux 3.13.0-39-lowlatency uhci_hcd
|
||||
iProduct 2 UHCI Host Controller
|
||||
iSerial 1 0000:00:1d.0
|
||||
bNumConfigurations 1
|
||||
Configuration Descriptor:
|
||||
bLength 9
|
||||
bDescriptorType 2
|
||||
wTotalLength 25
|
||||
bNumInterfaces 1
|
||||
bConfigurationValue 1
|
||||
iConfiguration 0
|
||||
bmAttributes 0xe0
|
||||
Self Powered
|
||||
Remote Wakeup
|
||||
MaxPower 0mA
|
||||
Interface Descriptor:
|
||||
bLength 9
|
||||
bDescriptorType 4
|
||||
bInterfaceNumber 0
|
||||
bAlternateSetting 0
|
||||
bNumEndpoints 1
|
||||
bInterfaceClass 9 Hub
|
||||
bInterfaceSubClass 0 Unused
|
||||
bInterfaceProtocol 0 Full speed (or root) hub
|
||||
iInterface 0
|
||||
Endpoint Descriptor:
|
||||
bLength 7
|
||||
bDescriptorType 5
|
||||
bEndpointAddress 0x81 EP 1 IN
|
||||
bmAttributes 3
|
||||
Transfer Type Interrupt
|
||||
Synch Type None
|
||||
Usage Type Data
|
||||
wMaxPacketSize 0x0002 1x 2 bytes
|
||||
bInterval 255
|
||||
Hub Descriptor:
|
||||
bLength 9
|
||||
bDescriptorType 41
|
||||
nNbrPorts 2
|
||||
wHubCharacteristic 0x000a
|
||||
No power switching (usb 1.0)
|
||||
Per-port overcurrent protection
|
||||
bPwrOn2PwrGood 1 * 2 milli seconds
|
||||
bHubContrCurrent 0 milli Ampere
|
||||
DeviceRemovable 0x00
|
||||
PortPwrCtrlMask 0xff
|
||||
Hub Port Status:
|
||||
Port 1: 0000.0100 power
|
||||
Port 2: 0000.0100 power
|
||||
Device Status: 0x0001
|
||||
Self Powered
|
||||
|
||||
Bus 001 Device 001: ID 1d6b:0002 Linux Foundation 2.0 root hub
|
||||
Device Descriptor:
|
||||
bLength 18
|
||||
bDescriptorType 1
|
||||
bcdUSB 2.00
|
||||
bDeviceClass 9 Hub
|
||||
bDeviceSubClass 0 Unused
|
||||
bDeviceProtocol 0 Full speed (or root) hub
|
||||
bMaxPacketSize0 64
|
||||
idVendor 0x1d6b Linux Foundation
|
||||
idProduct 0x0002 2.0 root hub
|
||||
bcdDevice 3.13
|
||||
iManufacturer 3 Linux 3.13.0-39-lowlatency ehci_hcd
|
||||
iProduct 2 EHCI Host Controller
|
||||
iSerial 1 0000:00:1a.7
|
||||
bNumConfigurations 1
|
||||
Configuration Descriptor:
|
||||
bLength 9
|
||||
bDescriptorType 2
|
||||
wTotalLength 25
|
||||
bNumInterfaces 1
|
||||
bConfigurationValue 1
|
||||
iConfiguration 0
|
||||
bmAttributes 0xe0
|
||||
Self Powered
|
||||
Remote Wakeup
|
||||
MaxPower 0mA
|
||||
Interface Descriptor:
|
||||
bLength 9
|
||||
bDescriptorType 4
|
||||
bInterfaceNumber 0
|
||||
bAlternateSetting 0
|
||||
bNumEndpoints 1
|
||||
bInterfaceClass 9 Hub
|
||||
bInterfaceSubClass 0 Unused
|
||||
bInterfaceProtocol 0 Full speed (or root) hub
|
||||
iInterface 0
|
||||
Endpoint Descriptor:
|
||||
bLength 7
|
||||
bDescriptorType 5
|
||||
bEndpointAddress 0x81 EP 1 IN
|
||||
bmAttributes 3
|
||||
Transfer Type Interrupt
|
||||
Synch Type None
|
||||
Usage Type Data
|
||||
wMaxPacketSize 0x0004 1x 4 bytes
|
||||
bInterval 12
|
||||
Hub Descriptor:
|
||||
bLength 9
|
||||
bDescriptorType 41
|
||||
nNbrPorts 6
|
||||
wHubCharacteristic 0x000a
|
||||
No power switching (usb 1.0)
|
||||
Per-port overcurrent protection
|
||||
bPwrOn2PwrGood 10 * 2 milli seconds
|
||||
bHubContrCurrent 0 milli Ampere
|
||||
DeviceRemovable 0x58
|
||||
PortPwrCtrlMask 0xff
|
||||
Hub Port Status:
|
||||
Port 1: 0000.0100 power
|
||||
Port 2: 0000.0100 power
|
||||
Port 3: 0000.0100 power
|
||||
Port 4: 0000.0100 power
|
||||
Port 5: 0000.0100 power
|
||||
Port 6: 0000.0100 power
|
||||
Device Status: 0x0001
|
||||
Self Powered
|
||||
|
||||
Bus 005 Device 001: ID 1d6b:0001 Linux Foundation 1.1 root hub
|
||||
Device Descriptor:
|
||||
bLength 18
|
||||
bDescriptorType 1
|
||||
bcdUSB 1.10
|
||||
bDeviceClass 9 Hub
|
||||
bDeviceSubClass 0 Unused
|
||||
bDeviceProtocol 0 Full speed (or root) hub
|
||||
bMaxPacketSize0 64
|
||||
idVendor 0x1d6b Linux Foundation
|
||||
idProduct 0x0001 1.1 root hub
|
||||
bcdDevice 3.13
|
||||
iManufacturer 3 Linux 3.13.0-39-lowlatency uhci_hcd
|
||||
iProduct 2 UHCI Host Controller
|
||||
iSerial 1 0000:00:1a.2
|
||||
bNumConfigurations 1
|
||||
Configuration Descriptor:
|
||||
bLength 9
|
||||
bDescriptorType 2
|
||||
wTotalLength 25
|
||||
bNumInterfaces 1
|
||||
bConfigurationValue 1
|
||||
iConfiguration 0
|
||||
bmAttributes 0xe0
|
||||
Self Powered
|
||||
Remote Wakeup
|
||||
MaxPower 0mA
|
||||
Interface Descriptor:
|
||||
bLength 9
|
||||
bDescriptorType 4
|
||||
bInterfaceNumber 0
|
||||
bAlternateSetting 0
|
||||
bNumEndpoints 1
|
||||
bInterfaceClass 9 Hub
|
||||
bInterfaceSubClass 0 Unused
|
||||
bInterfaceProtocol 0 Full speed (or root) hub
|
||||
iInterface 0
|
||||
Endpoint Descriptor:
|
||||
bLength 7
|
||||
bDescriptorType 5
|
||||
bEndpointAddress 0x81 EP 1 IN
|
||||
bmAttributes 3
|
||||
Transfer Type Interrupt
|
||||
Synch Type None
|
||||
Usage Type Data
|
||||
wMaxPacketSize 0x0002 1x 2 bytes
|
||||
bInterval 255
|
||||
Hub Descriptor:
|
||||
bLength 9
|
||||
bDescriptorType 41
|
||||
nNbrPorts 2
|
||||
wHubCharacteristic 0x000a
|
||||
No power switching (usb 1.0)
|
||||
Per-port overcurrent protection
|
||||
bPwrOn2PwrGood 1 * 2 milli seconds
|
||||
bHubContrCurrent 0 milli Ampere
|
||||
DeviceRemovable 0x04
|
||||
PortPwrCtrlMask 0xff
|
||||
Hub Port Status:
|
||||
Port 1: 0000.0100 power
|
||||
Port 2: 0000.0100 power
|
||||
Device Status: 0x0001
|
||||
Self Powered
|
||||
|
||||
Bus 004 Device 002: ID 0a5c:2145 Broadcom Corp. BCM2045B (BDC-2.1) [Bluetooth Controller]
|
||||
Device Descriptor:
|
||||
bLength 18
|
||||
bDescriptorType 1
|
||||
bcdUSB 2.00
|
||||
bDeviceClass 224 Wireless
|
||||
bDeviceSubClass 1 Radio Frequency
|
||||
bDeviceProtocol 1 Bluetooth
|
||||
bMaxPacketSize0 64
|
||||
idVendor 0x0a5c Broadcom Corp.
|
||||
idProduct 0x2145 BCM2045B (BDC-2.1) [Bluetooth Controller]
|
||||
bcdDevice 3.52
|
||||
iManufacturer 1 Lenovo Computer Corp
|
||||
iProduct 2 ThinkPad Bluetooth with Enhanced Data Rate II
|
||||
iSerial 0
|
||||
bNumConfigurations 1
|
||||
Configuration Descriptor:
|
||||
bLength 9
|
||||
bDescriptorType 2
|
||||
wTotalLength 216
|
||||
bNumInterfaces 4
|
||||
bConfigurationValue 1
|
||||
iConfiguration 0
|
||||
bmAttributes 0xe0
|
||||
Self Powered
|
||||
Remote Wakeup
|
||||
MaxPower 100mA
|
||||
Interface Descriptor:
|
||||
bLength 9
|
||||
bDescriptorType 4
|
||||
bInterfaceNumber 0
|
||||
bAlternateSetting 0
|
||||
bNumEndpoints 3
|
||||
bInterfaceClass 224 Wireless
|
||||
bInterfaceSubClass 1 Radio Frequency
|
||||
bInterfaceProtocol 1 Bluetooth
|
||||
iInterface 0
|
||||
Endpoint Descriptor:
|
||||
bLength 7
|
||||
bDescriptorType 5
|
||||
bEndpointAddress 0x81 EP 1 IN
|
||||
bmAttributes 3
|
||||
Transfer Type Interrupt
|
||||
Synch Type None
|
||||
Usage Type Data
|
||||
wMaxPacketSize 0x0010 1x 16 bytes
|
||||
bInterval 1
|
||||
Endpoint Descriptor:
|
||||
bLength 7
|
||||
bDescriptorType 5
|
||||
bEndpointAddress 0x82 EP 2 IN
|
||||
bmAttributes 2
|
||||
Transfer Type Bulk
|
||||
Synch Type None
|
||||
Usage Type Data
|
||||
wMaxPacketSize 0x0040 1x 64 bytes
|
||||
bInterval 1
|
||||
Endpoint Descriptor:
|
||||
bLength 7
|
||||
bDescriptorType 5
|
||||
bEndpointAddress 0x02 EP 2 OUT
|
||||
bmAttributes 2
|
||||
Transfer Type Bulk
|
||||
Synch Type None
|
||||
Usage Type Data
|
||||
wMaxPacketSize 0x0040 1x 64 bytes
|
||||
bInterval 1
|
||||
Interface Descriptor:
|
||||
bLength 9
|
||||
bDescriptorType 4
|
||||
bInterfaceNumber 1
|
||||
bAlternateSetting 0
|
||||
bNumEndpoints 2
|
||||
bInterfaceClass 224 Wireless
|
||||
bInterfaceSubClass 1 Radio Frequency
|
||||
bInterfaceProtocol 1 Bluetooth
|
||||
iInterface 0
|
||||
Endpoint Descriptor:
|
||||
bLength 7
|
||||
bDescriptorType 5
|
||||
bEndpointAddress 0x83 EP 3 IN
|
||||
bmAttributes 1
|
||||
Transfer Type Isochronous
|
||||
Synch Type None
|
||||
Usage Type Data
|
||||
wMaxPacketSize 0x0000 1x 0 bytes
|
||||
bInterval 1
|
||||
Endpoint Descriptor:
|
||||
bLength 7
|
||||
bDescriptorType 5
|
||||
bEndpointAddress 0x03 EP 3 OUT
|
||||
bmAttributes 1
|
||||
Transfer Type Isochronous
|
||||
Synch Type None
|
||||
Usage Type Data
|
||||
wMaxPacketSize 0x0000 1x 0 bytes
|
||||
bInterval 1
|
||||
Interface Descriptor:
|
||||
bLength 9
|
||||
bDescriptorType 4
|
||||
bInterfaceNumber 1
|
||||
bAlternateSetting 1
|
||||
bNumEndpoints 2
|
||||
bInterfaceClass 224 Wireless
|
||||
bInterfaceSubClass 1 Radio Frequency
|
||||
bInterfaceProtocol 1 Bluetooth
|
||||
iInterface 0
|
||||
Endpoint Descriptor:
|
||||
bLength 7
|
||||
bDescriptorType 5
|
||||
bEndpointAddress 0x83 EP 3 IN
|
||||
bmAttributes 1
|
||||
Transfer Type Isochronous
|
||||
Synch Type None
|
||||
Usage Type Data
|
||||
wMaxPacketSize 0x0009 1x 9 bytes
|
||||
bInterval 1
|
||||
Endpoint Descriptor:
|
||||
bLength 7
|
||||
bDescriptorType 5
|
||||
bEndpointAddress 0x03 EP 3 OUT
|
||||
bmAttributes 1
|
||||
Transfer Type Isochronous
|
||||
Synch Type None
|
||||
Usage Type Data
|
||||
wMaxPacketSize 0x0009 1x 9 bytes
|
||||
bInterval 1
|
||||
Interface Descriptor:
|
||||
bLength 9
|
||||
bDescriptorType 4
|
||||
bInterfaceNumber 1
|
||||
bAlternateSetting 2
|
||||
bNumEndpoints 2
|
||||
bInterfaceClass 224 Wireless
|
||||
bInterfaceSubClass 1 Radio Frequency
|
||||
bInterfaceProtocol 1 Bluetooth
|
||||
iInterface 0
|
||||
Endpoint Descriptor:
|
||||
bLength 7
|
||||
bDescriptorType 5
|
||||
bEndpointAddress 0x83 EP 3 IN
|
||||
bmAttributes 1
|
||||
Transfer Type Isochronous
|
||||
Synch Type None
|
||||
Usage Type Data
|
||||
wMaxPacketSize 0x0011 1x 17 bytes
|
||||
bInterval 1
|
||||
Endpoint Descriptor:
|
||||
bLength 7
|
||||
bDescriptorType 5
|
||||
bEndpointAddress 0x03 EP 3 OUT
|
||||
bmAttributes 1
|
||||
Transfer Type Isochronous
|
||||
Synch Type None
|
||||
Usage Type Data
|
||||
wMaxPacketSize 0x0011 1x 17 bytes
|
||||
bInterval 1
|
||||
Interface Descriptor:
|
||||
bLength 9
|
||||
bDescriptorType 4
|
||||
bInterfaceNumber 1
|
||||
bAlternateSetting 3
|
||||
bNumEndpoints 2
|
||||
bInterfaceClass 224 Wireless
|
||||
bInterfaceSubClass 1 Radio Frequency
|
||||
bInterfaceProtocol 1 Bluetooth
|
||||
iInterface 0
|
||||
Endpoint Descriptor:
|
||||
bLength 7
|
||||
bDescriptorType 5
|
||||
bEndpointAddress 0x83 EP 3 IN
|
||||
bmAttributes 1
|
||||
Transfer Type Isochronous
|
||||
Synch Type None
|
||||
Usage Type Data
|
||||
wMaxPacketSize 0x0020 1x 32 bytes
|
||||
bInterval 1
|
||||
Endpoint Descriptor:
|
||||
bLength 7
|
||||
bDescriptorType 5
|
||||
bEndpointAddress 0x03 EP 3 OUT
|
||||
bmAttributes 1
|
||||
Transfer Type Isochronous
|
||||
Synch Type None
|
||||
Usage Type Data
|
||||
wMaxPacketSize 0x0020 1x 32 bytes
|
||||
bInterval 1
|
||||
Interface Descriptor:
|
||||
bLength 9
|
||||
bDescriptorType 4
|
||||
bInterfaceNumber 1
|
||||
bAlternateSetting 4
|
||||
bNumEndpoints 2
|
||||
bInterfaceClass 224 Wireless
|
||||
bInterfaceSubClass 1 Radio Frequency
|
||||
bInterfaceProtocol 1 Bluetooth
|
||||
iInterface 0
|
||||
Endpoint Descriptor:
|
||||
bLength 7
|
||||
bDescriptorType 5
|
||||
bEndpointAddress 0x83 EP 3 IN
|
||||
bmAttributes 1
|
||||
Transfer Type Isochronous
|
||||
Synch Type None
|
||||
Usage Type Data
|
||||
wMaxPacketSize 0x0040 1x 64 bytes
|
||||
bInterval 1
|
||||
Endpoint Descriptor:
|
||||
bLength 7
|
||||
bDescriptorType 5
|
||||
bEndpointAddress 0x03 EP 3 OUT
|
||||
bmAttributes 1
|
||||
Transfer Type Isochronous
|
||||
Synch Type None
|
||||
Usage Type Data
|
||||
wMaxPacketSize 0x0040 1x 64 bytes
|
||||
bInterval 1
|
||||
Interface Descriptor:
|
||||
bLength 9
|
||||
bDescriptorType 4
|
||||
bInterfaceNumber 1
|
||||
bAlternateSetting 5
|
||||
bNumEndpoints 2
|
||||
bInterfaceClass 224 Wireless
|
||||
bInterfaceSubClass 1 Radio Frequency
|
||||
bInterfaceProtocol 1 Bluetooth
|
||||
iInterface 0
|
||||
Endpoint Descriptor:
|
||||
bLength 7
|
||||
bDescriptorType 5
|
||||
bEndpointAddress 0x83 EP 3 IN
|
||||
bmAttributes 1
|
||||
Transfer Type Isochronous
|
||||
Synch Type None
|
||||
Usage Type Data
|
||||
wMaxPacketSize 0x0040 1x 64 bytes
|
||||
bInterval 1
|
||||
Endpoint Descriptor:
|
||||
bLength 7
|
||||
bDescriptorType 5
|
||||
bEndpointAddress 0x03 EP 3 OUT
|
||||
bmAttributes 1
|
||||
Transfer Type Isochronous
|
||||
Synch Type None
|
||||
Usage Type Data
|
||||
wMaxPacketSize 0x0040 1x 64 bytes
|
||||
bInterval 1
|
||||
Interface Descriptor:
|
||||
bLength 9
|
||||
bDescriptorType 4
|
||||
bInterfaceNumber 2
|
||||
bAlternateSetting 0
|
||||
bNumEndpoints 2
|
||||
bInterfaceClass 255 Vendor Specific Class
|
||||
bInterfaceSubClass 255 Vendor Specific Subclass
|
||||
bInterfaceProtocol 255 Vendor Specific Protocol
|
||||
iInterface 0
|
||||
Endpoint Descriptor:
|
||||
bLength 7
|
||||
bDescriptorType 5
|
||||
bEndpointAddress 0x84 EP 4 IN
|
||||
bmAttributes 2
|
||||
Transfer Type Bulk
|
||||
Synch Type None
|
||||
Usage Type Data
|
||||
wMaxPacketSize 0x0020 1x 32 bytes
|
||||
bInterval 1
|
||||
Endpoint Descriptor:
|
||||
bLength 7
|
||||
bDescriptorType 5
|
||||
bEndpointAddress 0x04 EP 4 OUT
|
||||
bmAttributes 2
|
||||
Transfer Type Bulk
|
||||
Synch Type None
|
||||
Usage Type Data
|
||||
wMaxPacketSize 0x0020 1x 32 bytes
|
||||
bInterval 1
|
||||
Interface Descriptor:
|
||||
bLength 9
|
||||
bDescriptorType 4
|
||||
bInterfaceNumber 3
|
||||
bAlternateSetting 0
|
||||
bNumEndpoints 0
|
||||
bInterfaceClass 254 Application Specific Interface
|
||||
bInterfaceSubClass 1 Device Firmware Update
|
||||
bInterfaceProtocol 0
|
||||
iInterface 0
|
||||
Device Firmware Upgrade Interface Descriptor:
|
||||
bLength 7
|
||||
bDescriptorType 33
|
||||
bmAttributes 7
|
||||
Will Not Detach
|
||||
Manifestation Tolerant
|
||||
Upload Supported
|
||||
Download Supported
|
||||
wDetachTimeout 5000 milliseconds
|
||||
wTransferSize 64 bytes
|
||||
Device Status: 0x0001
|
||||
Self Powered
|
||||
|
||||
Bus 004 Device 001: ID 1d6b:0001 Linux Foundation 1.1 root hub
|
||||
Device Descriptor:
|
||||
bLength 18
|
||||
bDescriptorType 1
|
||||
bcdUSB 1.10
|
||||
bDeviceClass 9 Hub
|
||||
bDeviceSubClass 0 Unused
|
||||
bDeviceProtocol 0 Full speed (or root) hub
|
||||
bMaxPacketSize0 64
|
||||
idVendor 0x1d6b Linux Foundation
|
||||
idProduct 0x0001 1.1 root hub
|
||||
bcdDevice 3.13
|
||||
iManufacturer 3 Linux 3.13.0-39-lowlatency uhci_hcd
|
||||
iProduct 2 UHCI Host Controller
|
||||
iSerial 1 0000:00:1a.1
|
||||
bNumConfigurations 1
|
||||
Configuration Descriptor:
|
||||
bLength 9
|
||||
bDescriptorType 2
|
||||
wTotalLength 25
|
||||
bNumInterfaces 1
|
||||
bConfigurationValue 1
|
||||
iConfiguration 0
|
||||
bmAttributes 0xe0
|
||||
Self Powered
|
||||
Remote Wakeup
|
||||
MaxPower 0mA
|
||||
Interface Descriptor:
|
||||
bLength 9
|
||||
bDescriptorType 4
|
||||
bInterfaceNumber 0
|
||||
bAlternateSetting 0
|
||||
bNumEndpoints 1
|
||||
bInterfaceClass 9 Hub
|
||||
bInterfaceSubClass 0 Unused
|
||||
bInterfaceProtocol 0 Full speed (or root) hub
|
||||
iInterface 0
|
||||
Endpoint Descriptor:
|
||||
bLength 7
|
||||
bDescriptorType 5
|
||||
bEndpointAddress 0x81 EP 1 IN
|
||||
bmAttributes 3
|
||||
Transfer Type Interrupt
|
||||
Synch Type None
|
||||
Usage Type Data
|
||||
wMaxPacketSize 0x0002 1x 2 bytes
|
||||
bInterval 255
|
||||
Hub Descriptor:
|
||||
bLength 9
|
||||
bDescriptorType 41
|
||||
nNbrPorts 2
|
||||
wHubCharacteristic 0x000a
|
||||
No power switching (usb 1.0)
|
||||
Per-port overcurrent protection
|
||||
bPwrOn2PwrGood 1 * 2 milli seconds
|
||||
bHubContrCurrent 0 milli Ampere
|
||||
DeviceRemovable 0x06
|
||||
PortPwrCtrlMask 0xff
|
||||
Hub Port Status:
|
||||
Port 1: 0000.0100 power
|
||||
Port 2: 0000.0103 power enable connect
|
||||
Device Status: 0x0001
|
||||
Self Powered
|
||||
|
||||
Bus 003 Device 001: ID 1d6b:0001 Linux Foundation 1.1 root hub
|
||||
Device Descriptor:
|
||||
bLength 18
|
||||
bDescriptorType 1
|
||||
bcdUSB 1.10
|
||||
bDeviceClass 9 Hub
|
||||
bDeviceSubClass 0 Unused
|
||||
bDeviceProtocol 0 Full speed (or root) hub
|
||||
bMaxPacketSize0 64
|
||||
idVendor 0x1d6b Linux Foundation
|
||||
idProduct 0x0001 1.1 root hub
|
||||
bcdDevice 3.13
|
||||
iManufacturer 3 Linux 3.13.0-39-lowlatency uhci_hcd
|
||||
iProduct 2 UHCI Host Controller
|
||||
iSerial 1 0000:00:1a.0
|
||||
bNumConfigurations 1
|
||||
Configuration Descriptor:
|
||||
bLength 9
|
||||
bDescriptorType 2
|
||||
wTotalLength 25
|
||||
bNumInterfaces 1
|
||||
bConfigurationValue 1
|
||||
iConfiguration 0
|
||||
bmAttributes 0xe0
|
||||
Self Powered
|
||||
Remote Wakeup
|
||||
MaxPower 0mA
|
||||
Interface Descriptor:
|
||||
bLength 9
|
||||
bDescriptorType 4
|
||||
bInterfaceNumber 0
|
||||
bAlternateSetting 0
|
||||
bNumEndpoints 1
|
||||
bInterfaceClass 9 Hub
|
||||
bInterfaceSubClass 0 Unused
|
||||
bInterfaceProtocol 0 Full speed (or root) hub
|
||||
iInterface 0
|
||||
Endpoint Descriptor:
|
||||
bLength 7
|
||||
bDescriptorType 5
|
||||
bEndpointAddress 0x81 EP 1 IN
|
||||
bmAttributes 3
|
||||
Transfer Type Interrupt
|
||||
Synch Type None
|
||||
Usage Type Data
|
||||
wMaxPacketSize 0x0002 1x 2 bytes
|
||||
bInterval 255
|
||||
Hub Descriptor:
|
||||
bLength 9
|
||||
bDescriptorType 41
|
||||
nNbrPorts 2
|
||||
wHubCharacteristic 0x000a
|
||||
No power switching (usb 1.0)
|
||||
Per-port overcurrent protection
|
||||
bPwrOn2PwrGood 1 * 2 milli seconds
|
||||
bHubContrCurrent 0 milli Ampere
|
||||
DeviceRemovable 0x00
|
||||
PortPwrCtrlMask 0xff
|
||||
Hub Port Status:
|
||||
Port 1: 0000.0100 power
|
||||
Port 2: 0000.0100 power
|
||||
Device Status: 0x0001
|
||||
Self Powered
|
1
site/docs/hardware/hwdumps/x200/msrtool.err.log
Normal file
1
site/docs/hardware/hwdumps/x200/msrtool.err.log
Normal file
|
@ -0,0 +1 @@
|
|||
bash: msrtool: command not found
|
0
site/docs/hardware/hwdumps/x200/msrtool.log
Normal file
0
site/docs/hardware/hwdumps/x200/msrtool.log
Normal file
1
site/docs/hardware/hwdumps/x200/nvramtool.err.log
Normal file
1
site/docs/hardware/hwdumps/x200/nvramtool.err.log
Normal file
|
@ -0,0 +1 @@
|
|||
bash: nvramtool: command not found
|
0
site/docs/hardware/hwdumps/x200/nvramtool.log
Normal file
0
site/docs/hardware/hwdumps/x200/nvramtool.log
Normal file
8
site/docs/hardware/hwdumps/x200/pin_hwC0D0
Normal file
8
site/docs/hardware/hwdumps/x200/pin_hwC0D0
Normal file
|
@ -0,0 +1,8 @@
|
|||
0x16 0x042140f0
|
||||
0x17 0x61a190f0
|
||||
0x18 0x04a190f0
|
||||
0x19 0x612140f0
|
||||
0x1a 0x901701f0
|
||||
0x1b 0x40f001f0
|
||||
0x1c 0x40f001f0
|
||||
0x1d 0x90a601f0
|
1
site/docs/hardware/hwdumps/x200/superiotool.err.log
Normal file
1
site/docs/hardware/hwdumps/x200/superiotool.err.log
Normal file
|
@ -0,0 +1 @@
|
|||
bash: superiotool: command not found
|
0
site/docs/hardware/hwdumps/x200/superiotool.log
Normal file
0
site/docs/hardware/hwdumps/x200/superiotool.log
Normal file
54
site/docs/hardware/imac52.md
Normal file
54
site/docs/hardware/imac52.md
Normal file
|
@ -0,0 +1,54 @@
|
|||
---
|
||||
title: Apple iMac 5,2
|
||||
...
|
||||
|
||||
<div class="specs">
|
||||
<center>
|
||||
iMac5,2
|
||||
</center>
|
||||
|
||||
| ***Specifications*** | |
|
||||
|----------------------------|------------------------------------------------|
|
||||
| **Manufacturer** | Apple |
|
||||
| **Name** | iMac 17-inch "Core 2 Duo" 1.83 |
|
||||
| **Released** | 2006 |
|
||||
| **Chipset** | Intel Calistoga 945GM |
|
||||
| **CPU** | Intel Core 2 Duo T5600 |
|
||||
| **Graphics** | Intel GMA 950 |
|
||||
| **Display** | 1440x900 TFT |
|
||||
| **Memory** | 512MB, 1GB (upgradable to 2GB) |
|
||||
| **Architecture** | x86_64 |
|
||||
| **EC** | Proprietary |
|
||||
| **Original boot firmware** | Apple EFI |
|
||||
| **Intel ME/AMD PSP** | Not present. |
|
||||
| **Flash chip** | SOIC-8 2MiB (Probably upgradable to 16MiB) |
|
||||
|
||||
```
|
||||
W+: Works without blobs;
|
||||
N: Doesn't work;
|
||||
W*: Works with blobs;
|
||||
U: Untested;
|
||||
P+: Partially works;
|
||||
P*: Partially works with blobs
|
||||
```
|
||||
|
||||
| ***Features*** | |
|
||||
|----------------|---------------------------------------|
|
||||
| **Internal flashing with original boot firmware** | U |
|
||||
| **Display** | U |
|
||||
| **Audio** | U |
|
||||
| **RAM Init** | U |
|
||||
| **External output** | U |
|
||||
| **Display brightness** | U |
|
||||
|
||||
| ***Payloads supported*** | |
|
||||
|---------------------------|-----------|
|
||||
| **GRUB** | Works |
|
||||
| **SeaBIOS** | Works |
|
||||
| **SeaBIOS with GRUB** | Works |
|
||||
</div>
|
||||
Information to be written soon, but this board is merged in libreboot.
|
||||
|
||||
This board is very similar to the [MacBook2,1](./macbook21.md).
|
||||
|
||||
Just refer back to the [hardware section](./) and [install guides](../install/)
|
201
site/docs/hardware/index.md
Normal file
201
site/docs/hardware/index.md
Normal file
|
@ -0,0 +1,201 @@
|
|||
---
|
||||
title: Hardware compatibility list
|
||||
x-toc-enable: true
|
||||
...
|
||||
|
||||
Need help?
|
||||
==========
|
||||
|
||||
Help is available on [Libreboot IRC](../../contact.md) and other channels.
|
||||
|
||||
If you want professional installation, Minifree Ltd sells [Libreboot
|
||||
pre-installed](https://minifree.org/) on select hardware, and it also provides
|
||||
a [Libreboot preinstall service](https://minifree.org/product/installation-service/)
|
||||
if you want to send your machine in to have Libreboot installed for you.
|
||||
|
||||
Leah Rowe, the founder and lead developer of Libreboot, also owns and
|
||||
operates Minifree Ltd; sales provide funding for the Libreboot project.
|
||||
|
||||
Introduction
|
||||
============
|
||||
|
||||
**IMPORTANT ADVICE: [PLEASE READ THESE INSTRUCTIONS BEFORE INSTALLING/UPDATING
|
||||
LIBREBOOT](../../news/safety.md).**
|
||||
|
||||
This sections relates to known hardware compatibility in libreboot.
|
||||
|
||||
For installation instructions, refer to [../install/](../install/).
|
||||
|
||||
Supported hardware
|
||||
==================
|
||||
|
||||
libreboot currently supports the following systems in this release:
|
||||
|
||||
### Servers (AMD, x86)
|
||||
|
||||
- [ASUS KFSN4-DRE motherboard](kfsn4-dre.md)
|
||||
- [ASUS KGPE-D16 motherboard](kgpe-d16.md)
|
||||
|
||||
### Desktops (AMD, Intel, x86)
|
||||
|
||||
- **[Dell OptiPlex 7020/9020 MT and SFF](dell9020.md) - Also [available to buy
|
||||
with Libreboot preinstalled](https://minifree.org/product/libreboot-9020/)** - Dell OptiPlex XE2 MT/SFF also known to work
|
||||
- [Acer G43T-AM3](acer_g43t-am3.md)
|
||||
- [Apple iMac 5,2](imac52.md)
|
||||
- [ASUS KCMA-D8 motherboard](kcma-d8.md)
|
||||
- Dell OptiPlex 7010 **MT** (known to work, using the T1650 ROM, but more
|
||||
research is needed)
|
||||
- [Dell Precision T1650](t1650.md)
|
||||
- [Gigabyte GA-G41M-ES2L motherboard](ga-g41m-es2l.md)
|
||||
- [HP Elite 8200 SFF/MT](hp8200sff.md) (HP 6200 Pro Business probably works too)
|
||||
- [HP Elite 8300 USDT](hp8300usdt.md)
|
||||
- [Intel D510MO and D410PT motherboards](d510mo.md)
|
||||
- [Intel D945GCLF](d945gclf.md)
|
||||
|
||||
### Laptops (Intel, x86)
|
||||
|
||||
- **[Lenovo ThinkPad T440p](../install/t440p_external.md) - Also [available
|
||||
to buy with Libreboot preinstalled](https://minifree.org/product/libreboot-t440p/)**
|
||||
- **[Lenovo ThinkPad W541](../install/ivy_has_common.md) - Also [available to
|
||||
buy with Libreboot preinstalled](https://minifree.org/product/libreboot-w541/)** - NOTE: W540 also compatible (same mainboard, so flash the same ROM)
|
||||
- Lenovo ThinkPad X230 - *Also* available on Minifree: <https://minifree.org/product/libreboot-x230/>
|
||||
- [Apple MacBook1,1 and MacBook2,1](macbook21.md)
|
||||
- [Dell Latitude E6400, E6400 XFR and E6400 ATG, all with Nvidia or Intel
|
||||
GPU](e6400.md)
|
||||
- [Dell Latitude E6420 (Intel GPU](e6420.md)
|
||||
- [Dell Latitude E6430 (Intel GPU](e6430.md)
|
||||
- [Dell Latitude E5520 (Intel GPU](e5520.md)
|
||||
- [Dell Latitude E5530 (Intel GPU](e5530.md)
|
||||
- [Dell Latitude E6520 (Intel GPU](e6520.md)
|
||||
- [Dell Latitude E6530 (Intel GPU](e6530.md)
|
||||
- Dell Latitude E5420.
|
||||
- [HP EliteBook 2170p](hp2170p.md)
|
||||
- [HP EliteBook 2560p](hp2560p.md)
|
||||
- [HP EliteBook 2570p](hp2570p.md)
|
||||
- [HP EliteBook 820 G2](hp820g2.md)
|
||||
- [HP EliteBook 8460p](hp8460p.md)
|
||||
- [HP EliteBook 8470p](hp8470p.md)
|
||||
- [HP EliteBook 8560w](hp8560w.md)
|
||||
- [HP EliteBook Folio 9470m](hp9470m.md)
|
||||
- [Lenovo ThinkPad R400](r400.md)
|
||||
- [Lenovo ThinkPad R500](r500.md)
|
||||
- [Lenovo ThinkPad T400 / T400S](t400.md)
|
||||
- [Lenovo Thinkpad T420](../install/ivy_has_common.md) (no install docs yet)
|
||||
- [Lenovo ThinkPad T420S](../install/ivy_has_common.md) (no install docs yet)
|
||||
- [Lenovo ThinkPad T430](../install/ivy_has_common.md) (no install docs yet)
|
||||
- [Lenovo ThinkPad T500](t500.md)
|
||||
- [Lenovo ThinkPad T520 / W520](../install/ivy_has_common.md) (no install guide yet)
|
||||
- [Lenovo ThinkPad T530 / W530](../install/ivy_has_common.md) (no install
|
||||
- Lenovo ThinkPad T60 (with Intel GPU)
|
||||
- [Lenovo ThinkPad W500](t500.md)
|
||||
- [Lenovo ThinkPad X200 / X200S / X200 Tablet](x200.md)
|
||||
- [Lenovo Thinkpad X220](../install/ivy_has_common.md)
|
||||
- [Lenovo Thinkpad X220t](../install/ivy_has_common.md)
|
||||
- [Lenovo Thinkpad X230](../install/x230_external.md)
|
||||
- [Lenovo Thinkpad X230t](../install/x230_external.md)
|
||||
- Lenovo ThinkPad X301
|
||||
- Lenovo ThinkPad X60 / X60S / X60 Tablet
|
||||
|
||||
### Laptops (ARM, with U-Boot payload)
|
||||
|
||||
- [ASUS Chromebook Flip C101 (gru-bob)](../install/chromebooks.md)
|
||||
- [Samsung Chromebook Plus (v1) (gru-kevin)](../install/chromebooks.md)
|
||||
|
||||
## Removed boards
|
||||
|
||||
These boards were in Libreboot, but have been removed with the intention of
|
||||
re-adding them at a later date. They were removed due to issues. List:
|
||||
|
||||
- [Acer Chromebook 13 (CB5-311, C810) (nyan-big)](../install/chromebooks.md)
|
||||
- [ASUS Chromebit CS10 (veyron-mickey)](../install/chromebooks.md)
|
||||
- [ASUS Chromebook C201PA (veyron-speedy)](../install/c201.md)
|
||||
- [ASUS Chromebook Flip C100PA (veyron-minnie)](../install/chromebooks.md)
|
||||
- [Hisense Chromebook C11 and more (veyron-jerry)](../install/chromebooks.md)
|
||||
- [HP Chromebook 11 G1 (daisy-spring)](../install/chromebooks.md)
|
||||
- [HP Chromebook 14 G3 (nyan-blaze)](../install/chromebooks.md)
|
||||
- [Samsung Chromebook 2 11" (peach-pit)](../install/chromebooks.md)
|
||||
- [Samsung Chromebook 2 13" (peach-pi)](../install/chromebooks.md)
|
||||
- [Samsung Chromebook XE303 (daisy-snow)](../install/chromebooks.md)
|
||||
|
||||
### NOTES about removed boards:
|
||||
|
||||
**WARNING: veyron speedy boards (e.g. C201) have non-functional video init as
|
||||
of 19 February 2023, and no fix is yet available on that date. See:
|
||||
<https://notabug.org/libreboot/lbmk/issues/136> - the last tested revision
|
||||
from 2021.01 is known to work, for u-boot on this board. See:\
|
||||
<https://wiki.postmarketos.org/wiki/ASUS_Chromebook_C201_(google-veyron-speedy)>
|
||||
(alpernebbi on IRC is looking into this, to bisect uboot and update the latest
|
||||
revisions) - for now, ROM images deleted from the Libreboot 20221214
|
||||
and 20230319 releases.**
|
||||
|
||||
**WARNING: daisy- and peach- boards require a BL1 bootloader firmware, but the
|
||||
one from coreboot 3rdparty is a fake/placeholder file. We need logic in the
|
||||
Libreboot build system for properly fetching/extracting these, plus docs to
|
||||
cover it. For now, assume that these are broken - ROM images are excluded,
|
||||
for now, and have been deleted from the Libreboot 20221214 and 20230319
|
||||
releases. - see: <https://review.coreboot.org/plugins/gitiles/blobs/+/4c0dcf96ae73ba31bf9aa689768a5ecd47bac19e>
|
||||
and <https://review.coreboot.org/plugins/gitiles/blobs/+/b36cc7e08f7337f76997b25ee7344ab8824e268d>**
|
||||
|
||||
d945gclf: Doesn't boot at all, according to last report. D510MO is still in
|
||||
lbmk but still was reported problematic; other boards should be fine (see list
|
||||
above).
|
||||
|
||||
WARNING: Support for these boards is at a proof-of-concept stage. Refer
|
||||
to [docs/uboot/](../uboot/) for more info about the U-Boot payload.
|
||||
|
||||
### Emulation
|
||||
|
||||
- [Qemu x86](../misc/emulation.md)
|
||||
- [Qemu arm64](../misc/emulation.md)
|
||||
|
||||
|
||||
TODO: More hardware is supported. See `config/coreboot/` in lbmk. Update
|
||||
the above list!
|
||||
|
||||
'Supported' means that the build scripts know how to build ROM images
|
||||
for these systems, and that the systems have been tested (confirmed
|
||||
working). There may be exceptions; in other words, this is a list of
|
||||
'officially' supported systems.
|
||||
|
||||
EC update on i945 (X60, T60) and GM45 (X200, X301, T400, T500, R400, W500, R500)
|
||||
==============================================================
|
||||
|
||||
It is recommended that you update to the latest EC firmware version. The
|
||||
[EC firmware](../../faq.md#ec-embedded-controller-firmware) is separate from
|
||||
libreboot, so we don't actually provide that, but if you still have
|
||||
Lenovo BIOS then you can just run the Lenovo BIOS update utility, which
|
||||
will update both the BIOS and EC version. See:
|
||||
|
||||
- [../install/#flashprog](../install/#flashprog)
|
||||
- <http://www.thinkwiki.org/wiki/BIOS_update_without_optical_disk>
|
||||
|
||||
NOTE: Libreboot standardises on [flashprog](https://flashprog.org/wiki/Flashprog)
|
||||
now, as of 27 January 2024, which is a fork of flashrom.
|
||||
|
||||
NOTE: this can only be done when you are using Lenovo BIOS. How to
|
||||
update the EC firmware while running libreboot is unknown. libreboot
|
||||
only replaces the BIOS firmware, not EC.
|
||||
|
||||
Updated EC firmware has several advantages e.g. better battery
|
||||
handling.
|
||||
|
||||
How to find what EC version you have (i945/GM45)
|
||||
------------------------------------------------
|
||||
|
||||
In Linux, you can try this:
|
||||
|
||||
grep 'at EC' /proc/asound/cards
|
||||
|
||||
Sample output:
|
||||
|
||||
ThinkPad Console Audio Control at EC reg 0x30, fw 7WHT19WW-3.6
|
||||
|
||||
7WHT19WW is the version in different notation, use search engine to find
|
||||
out regular version - in this case it's a 1.06 for x200 tablet
|
||||
|
||||
Alternatively, if `dmidecode` is available, run the following command (as `root`) to
|
||||
find the currently flashed BIOS version:
|
||||
|
||||
dmidecode -s bios-version
|
||||
|
||||
On a T400 running the latest BIOS this would give `7UET94WW (3.24 )` as result.
|
180
site/docs/hardware/index.zh-cn.md
Normal file
180
site/docs/hardware/index.zh-cn.md
Normal file
|
@ -0,0 +1,180 @@
|
|||
---
|
||||
title: 兼容硬件列表
|
||||
x-toc-enable: true
|
||||
...
|
||||
|
||||
Need help?
|
||||
==========
|
||||
|
||||
Help is available on [Libreboot IRC](../../contact.md) and other channels.
|
||||
|
||||
If you want professional installation, Minifree Ltd sells [Libreboot
|
||||
pre-installed](https://minifree.org/) on select hardware, and it also provides
|
||||
a [Libreboot preinstall service](https://minifree.org/product/installation-service/)
|
||||
if you want to send your machine in to have Libreboot installed for you.
|
||||
|
||||
Leah Rowe, the founder and lead developer of Libreboot, also owns and
|
||||
operates Minifree Ltd; sales provide funding for the Libreboot project.
|
||||
|
||||
Introduction
|
||||
============
|
||||
|
||||
**[安装之前请先阅读这些指示](../../news/safety.md),否则你的机器可能会变砖:[安全措施](../../news/safety.md)**
|
||||
|
||||
这一部分说明了 libreboot 已知兼容的硬件。
|
||||
|
||||
安装指南,请参看 [../install/](../install/)。
|
||||
|
||||
注意:对 T60/R60 thinkpad 而言,请确认它拥有的是 Intel GPU 而非 ATI GUI,因为 coreboot 对这些机器缺少 ATI GPU 的原生图像初始化。
|
||||
|
||||
(对 T500、T400 等后续机器而言,有 ATI GPU 也没问题,因为它也有 Intel GPU,而 libreboot 会用 Intel 的)
|
||||
|
||||
更新 LIBREBOOT 前请先阅读这里,否则你的机器可能会成变砖
|
||||
====================================================================
|
||||
|
||||
**有些新的 Intel 平台需要 Intel ME 和/或 MRC 固件(例如 ThinkPad X230 或 T440p),还有些 HP 笔记本需要 KBC1126 EC 固件。对上述机器而言,Libreboot 官方发布的 ROM 缺少了特定的文件,你必须自己加入进去。如果无视这则警告,而坚持在不修改的情况下刷入官方发布的 ROM,那你可能会让你的机器变砖(导致它无法启动)。详请阅读:**
|
||||
|
||||
**[在 Sandybridge/Ivybridge/Haswell 插入二进制 blob](../install/ivy_has_common.md)**
|
||||
|
||||
注意:如果你是自己使用 lbmk 编译的 ROM,则不用在意这条警告。它只针对官方发布的 ROM,因为这些 ROM 里删除了 ME/MRC/EC 固件。上面的链接讲解了怎么把它们加回去。如果是自己从源代码构建 ROM 镜像,Libreboot 的构建系统会自动处理的。见:[Libreboot 构建指南](../build/)
|
||||
|
||||
已支持的硬件
|
||||
==================
|
||||
|
||||
该版本的 libreboot 目前支持以下机器:
|
||||
|
||||
### 服务器(AMD,x86)
|
||||
|
||||
- [ASUS KFSN4-DRE 主板](kfsn4-dre.md)
|
||||
- [ASUS KGPE-D16 主板](kgpe-d16.md)
|
||||
|
||||
### Desktops (AMD, Intel, x86)
|
||||
|
||||
- **Dell OptiPlex 7020/9020 MT and SFF (no guides yet) - [Available to buy
|
||||
with Libreboot preinstalled](https://minifree.org/product/libreboot-9020/)**
|
||||
- [Acer G43T-AM3](acer_g43t-am3.md)
|
||||
- [Apple iMac 5,2](imac52.md)
|
||||
- [ASUS KCMA-D8 主板](kcma-d8.md)
|
||||
- Dell OptiPlex 7010 **MT** (known to work, using the T1650 ROM, but more
|
||||
research is needed)
|
||||
- [Dell Precision T1650](t1650.md)
|
||||
- [Gigabyte GA-G41M-ES2L 主板](ga-g41m-es2l.md)
|
||||
- [HP Elite 8200 SFF/MT](hp8200sff.md)(HP 6200 Pro Business 多半也能用)
|
||||
- [HP Elite 8300 USDT](hp8300usdt.md)
|
||||
- [Intel D510MO 及 D410PT 主板](d510mo.md)
|
||||
- [Intel D945GCLF](d945gclf.md)(移出 lbmk,计划:重新加入支持)
|
||||
|
||||
### 笔记本(Intel,x86)
|
||||
|
||||
- **[Lenovo ThinkPad T440p](../install/t440p_external.md) - Also [available
|
||||
to buy with Libreboot preinstalled](https://minifree.org/product/libreboot-t440p/)**
|
||||
- **[Lenovo ThinkPad W541](../install/ivy_has_common.md) - Also [available to
|
||||
buy with Libreboot preinstalled](https://minifree.org/product/libreboot-w541/)**
|
||||
- Lenovo ThinkPad X230 - *Also* available on Minifree: <https://minifree.org/product/libreboot-x230/>
|
||||
- [Apple MacBook1,1 及 MacBook2,1](macbook21.md)
|
||||
- [Dell Latitude E6400, E6400 XFR 及 E6400 ATG,皆支持 Nvidia 或 Intel GPU](e6400.md)
|
||||
- Dell Latitude E6420 (Intel GPU) - no guide yet.
|
||||
- [Dell Latitude E6430, Intel GPU](e6430.md)
|
||||
- Dell Latitude E5530 (Intel GPU) - no guide yet.
|
||||
- Dell Latitude E6520 (Intel GPU) - no guide yet.
|
||||
- [HP EliteBook 2170p](hp2170p.md)
|
||||
- [HP EliteBook 2560p](hp2560p.md)
|
||||
- [HP EliteBook 2570p](hp2570p.md)
|
||||
- [HP EliteBook 820 G2](hp820g2.md)
|
||||
- [HP EliteBook 8460p](hp8460p.md)
|
||||
- [HP EliteBook 8470p](hp8470p.md)
|
||||
- [HP EliteBook 8560w](hp8560w.md)
|
||||
- [HP EliteBook Folio 9470m](hp9470m.md)
|
||||
- [Lenovo ThinkPad R400](r400.md)
|
||||
- [Lenovo ThinkPad R500](r500.md)
|
||||
- [Lenovo ThinkPad T400 / T400S](t400.md)
|
||||
- [Lenovo Thinkpad T420](../install/ivy_has_common.md)(暂无安装文档)
|
||||
- [Lenovo ThinkPad T420S](../install/ivy_has_common.md)(暂无安装文档)
|
||||
- [Lenovo ThinkPad T430](../install/ivy_has_common.md)(暂无安装文档)
|
||||
- [Lenovo ThinkPad T500](t500.md)
|
||||
- [Lenovo ThinkPad T530 / W530](../install/ivy_has_common.md)(暂无安装文档)
|
||||
- Lenovo ThinkPad T60(Intel GPU 款)
|
||||
- [Lenovo ThinkPad W500](t500.md)
|
||||
- [Lenovo ThinkPad X200 / X200S / X200 Tablet](x200.md)
|
||||
- [Lenovo Thinkpad X220](../install/ivy_has_common.md)
|
||||
- [Lenovo Thinkpad X220t](../install/ivy_has_common.md)
|
||||
- [Lenovo Thinkpad X230](../install/x230_external.md)
|
||||
- [Lenovo Thinkpad X230t](../install/x230_external.md)
|
||||
- Lenovo ThinkPad X301
|
||||
- Lenovo ThinkPad X60 / X60S / X60 Tablet
|
||||
|
||||
### 笔记本(ARM,配 U-Boot payload)
|
||||
|
||||
- [ASUS Chromebook Flip C101 (gru-bob)](../install/chromebooks.md)
|
||||
- [Samsung Chromebook Plus (v1) (gru-kevin)](../install/chromebooks.md)
|
||||
|
||||
## 已移除的主板
|
||||
|
||||
这些主板 Libreboot 以前支持,但现在移除了,计划在以后重新加回来。它们之所以被移除,是因为出现了问题。主板列表:
|
||||
|
||||
- [HP Chromebook 14 G3 (nyan-blaze)](../install/chromebooks.md)
|
||||
- [Acer Chromebook 13 (CB5-311, C810) (nyan-big)](../install/chromebooks.md)
|
||||
- [Hisense Chromebook C11 and more (veyron-jerry)](../install/chromebooks.md)
|
||||
- [Samsung Chromebook 2 13" (peach-pi)](../install/chromebooks.md)
|
||||
- [Samsung Chromebook 2 11" (peach-pit)](../install/chromebooks.md)
|
||||
- [HP Chromebook 11 G1 (daisy-spring)](../install/chromebooks.md)
|
||||
- [Samsung Chromebook XE303 (daisy-snow)](../install/chromebooks.md)
|
||||
- [ASUS Chromebit CS10 (veyron-mickey)](../install/chromebooks.md)
|
||||
- [ASUS Chromebook Flip C100PA (veyron-minnie)](../install/chromebooks.md)
|
||||
- [ASUS Chromebook C201PA (veyron-speedy)](../install/c201.md)
|
||||
|
||||
### 关于已移除的主板
|
||||
|
||||
**警告:2023 年 2 月 19 日,veyron speedy 主板(例如 C201)的图像初始化无法工作,截至该时还没有解决方案。见 <https://notabug.org/libreboot/lbmk/issues/136> —— 2021.01 的最后一个测试过的版本,这个带 u-boot 的主板是可以工作的。见:\
|
||||
<https://wiki.postmarketos.org/wiki/ASUS_Chromebook_C201_(google-veyron-speedy)>
|
||||
(IRC 上的 alpernebbi 正在研究这个问题,二分法排查 uboot 并更新最新的版本)——目前,Libreboot 20221214 和 20230309 的 ROM 镜像已经删除。**
|
||||
|
||||
**警告:daisy- 和 peach- 主板需要 B1 bootloader blob,但 coreboot 第三方有一个假的/占位的 blob。我们需要在 Libreboot 构建系统中实现一套逻辑,正确获取/提取这些 blob,并为其编写文档。目前的话,就假定它们是损坏的——ROM 镜像目前已经排除,并在 Libreboot 20221214 和 20230309 中删除。——见:<https://review.coreboot.org/plugins/gitiles/blobs/+/4c0dcf96ae73ba31bf9aa689768a5ecd47bac19e> 及 <https://review.coreboot.org/plugins/gitiles/blobs/+/b36cc7e08f7337f76997b25ee7344ab8824e268d>**
|
||||
|
||||
d945gclf:据上次报告,根本无法启动。D510MO 仍在 lbmk 中,但仍然报告有问题;其他主板应该没问题(见上方列表)。
|
||||
|
||||
警告:这些主板的支持,还处于概念验证阶段。参考 [docs/uboot/](../uboot/) 了解 U-boot payload 的更多信息。
|
||||
|
||||
### 模拟
|
||||
|
||||
- [Qemu x86](../misc/emulation.md)
|
||||
- [Qemu arm64](../misc/emulation.md)
|
||||
|
||||
|
||||
计划:支持更多硬件。见 lbmk 中的 `config/coreboot/`。更新上面的列表!
|
||||
|
||||
所谓“支持”,即指构建脚本知道如何构建这些机器的 ROM 镜像,并且机器经过测试(确认能够工作)。也可能会有例外;换言之,这是“官方”支持的机器列表。
|
||||
|
||||
在 i945(X60、T60)及 GM45(X200、X301、T400、T500、R400、W500、R500)上更新 EC
|
||||
==============================================================
|
||||
|
||||
建议更新到最新 EC 固件版本。[EC 固件](../../faq.md#ec-embedded-controller-firmware) 与 libreboot 是独立的,所以我们实际上并不会提供这些固件,但如果你仍还有 Lenovo BIOS,那你可以直接运行 Lenovo BIOS 更新工具,它会同时更新 BIOS 和 EC 版本。见:
|
||||
|
||||
- [../install/#flashprog](../install/#flashprog)
|
||||
- <http://www.thinkwiki.org/wiki/BIOS_update_without_optical_disk>
|
||||
|
||||
NOTE: Libreboot standardises on [flashprog](https://flashprog.org/wiki/Flashprog)
|
||||
now, as of 27 January 2024, which is a fork of flashrom.
|
||||
|
||||
注意:只有在运行 Lenovo BIOS 的时候,你才能这样做。如何在运行 libreboot 的时候更新 EC 固件尚不清楚。libreboot 只会替换 BIOS 固件,而不会替换 EC。
|
||||
|
||||
更新的 EC 固件有一些好处,例如电池管理更加好。
|
||||
|
||||
如何得知你的 EC 版本(i945/GM45)
|
||||
------------------------------------------------
|
||||
|
||||
在 Linux,你可以试试这条命令:
|
||||
|
||||
grep 'at EC' /proc/asound/cards
|
||||
|
||||
输出样例:
|
||||
|
||||
ThinkPad Console Audio Control at EC reg 0x30, fw 7WHT19WW-3.6
|
||||
|
||||
7WHT19WW 另一种形式的版本号,使用搜索引擎来找出正常的版本号——这个例子中的 x200 tablet,版本号是 1.06。
|
||||
|
||||
或者,如果能用 `dmidecode`,则(以 `root`)运行以下命令,来得知目前刷入的 BIOS 版本:
|
||||
|
||||
dmidecode -s bios-version
|
||||
|
||||
运行最新 BIOS 的 T400 上,它的输出结果为 `7UET94WW (3.24 )`。
|
|
@ -1,17 +1,12 @@
|
|||
---
|
||||
title: Install Libreboot on ASUS KCMA-D8
|
||||
title: ASUS KCMA-D8 desktop/workstation board
|
||||
x-toc-enable: true
|
||||
...
|
||||
|
||||
TODO: this page is OLD. check that the info is still valid.
|
||||
|
||||
Open source BIOS/UEFI firmware
|
||||
------------------------------
|
||||
|
||||
This document will teach you how to install Libreboot, on your
|
||||
ASUS KCMA-D8 server/workstation motherboard.
|
||||
Libreboot is a [Free Software](https://writefreesoftware.org/learn) project
|
||||
that replaces proprietary BIOS/UEFI firmware.
|
||||
Introduction
|
||||
============
|
||||
|
||||
Specifications available here:
|
||||
<https://www.asus.com/uk/Commercial-Servers-Workstations/KCMAD8/>
|
||||
|
@ -41,7 +36,7 @@ If you currently have the ASUS firmware, please ignore the above link and
|
|||
instead refer to the section below:
|
||||
|
||||
Flashing
|
||||
--------
|
||||
========
|
||||
|
||||
The default ASUS firmware write-protects the flash, so you have to remove the
|
||||
chip and re-flash it using external hardware.
|
||||
|
@ -61,7 +56,7 @@ Refer to the following guide:\
|
|||
[Externally rewrite 25xx NOR flash via SPI protocol](../install/spi.md)
|
||||
|
||||
PCI option ROMs
|
||||
---------------
|
||||
===============
|
||||
|
||||
Unlike Libreboot 20160907, Libreboot in newer releases now supports finding and
|
||||
loading PCI option ROMs automatically, both in GRUB and SeaBIOS on this machine.
|
||||
|
@ -71,21 +66,21 @@ So for example, if you wish to use an add-on graphics card, you can! It's no
|
|||
problem, and should work just fine.
|
||||
|
||||
CPU coolers
|
||||
-----------
|
||||
===========
|
||||
|
||||
With some creativity, standard AM3+ coolers will work fine.
|
||||
|
||||
2 x Socket C32 (LGA1207) available, so you can use 2 CPUs. (up to 32GiB per CPU)
|
||||
|
||||
CPU compatibility
|
||||
-----------------
|
||||
=================
|
||||
|
||||
- Opteron 4100 series: Incompatible
|
||||
- Opteron 4200 series: Compatible
|
||||
- Opteron 4300 series: Compatible
|
||||
|
||||
Board status (compatibility) {#boardstatus}
|
||||
-------------------------------------
|
||||
============================
|
||||
|
||||
There are two ways to identify a supported KCMA-D8 board:
|
||||
|
||||
|
@ -104,24 +99,24 @@ For more detailed information regarding the coreboot port, see
|
|||
<https://raptorengineeringinc.com/coreboot/kcma-d8-status.php>
|
||||
|
||||
Form factor {#formfactor}
|
||||
-----------------------
|
||||
===========
|
||||
|
||||
This board is ATX form factor. While the [ATX standard, version 2.2](https://web.archive.org/web/20120725150314/http://www.formfactors.org/developer/specs/atx2_2.pdf)
|
||||
specifies board dimensions 305mm x 244mm, this board measures 305mm x 253mm;
|
||||
please ensure that your case supports this extra ~cm in width.
|
||||
|
||||
IPMI iKVM module add-on {#ipmi}
|
||||
----------------------------
|
||||
=======================
|
||||
|
||||
Don't use it. It uses proprietary firmware and adds a backdoor (remote
|
||||
out-of-band management chip, similar to the [Intel Management
|
||||
Engine](../../faq.md#intelme). Fortunately, the firmware is
|
||||
unsigned (possible to replace) and physically separate from the
|
||||
motherboard since it's on the add-on module, which you don't have to
|
||||
mainboard since it's on the add-on module, which you don't have to
|
||||
install.
|
||||
|
||||
Flash chips {#flashchips}
|
||||
-----------------------
|
||||
===========
|
||||
|
||||
2MiB flash chips are included by default, on these boards. It's on a
|
||||
P-DIP 8 slot (SPI chip). The flash chip can be upgraded to higher sizes:
|
||||
|
@ -138,13 +133,13 @@ Ideally, you should not hot-swap. Only remove the IC when the system is
|
|||
powered down and disconnected from mains.
|
||||
|
||||
Native graphics initialization {#graphics}
|
||||
-----------------------------------------
|
||||
==============================
|
||||
|
||||
Only text-mode is known to work, but linux(kernel) can initialize the
|
||||
framebuffer display (if it has KMS - kernel mode setting).
|
||||
|
||||
NOTE: This section relates to the onboard ASpeed GPU. You *can* use an add-on
|
||||
PCI-E GPU in one of the available slots on the motherboard. Nvidia GTX 780 cards
|
||||
PCI-E GPU in one of the available slots on the mainboard. Nvidia GTX 780 cards
|
||||
are what libreboot recommends; it has excellent support in Nouveau (free Linux
|
||||
kernel / mesa driver for Nvidia cards) and generally works well; however, the
|
||||
performance won't be as high in Nouveau, compared to the non-free Nvidia driver
|
||||
|
@ -152,7 +147,7 @@ because the Nouveau driver can't increase the GPU clock (it doesn't know how,
|
|||
as of 18 March 2021).
|
||||
|
||||
Current issues {#issues}
|
||||
----------------------
|
||||
==============
|
||||
|
||||
- Opteron 4100 series CPUs are currently incompatible
|
||||
- LRDIMM memory modules are currently incompatible
|
|
@ -1,5 +1,5 @@
|
|||
---
|
||||
title: Install Libreboot on ASUS KFSN4-DRE
|
||||
title: ASUS KFSN4-DRE server/workstation board
|
||||
x-toc-enable: true
|
||||
...
|
||||
|
||||
|
@ -12,7 +12,7 @@ x-toc-enable: true
|
|||
|----------------------------|------------------------------------------------|
|
||||
| **Manufacturer** | ASUS |
|
||||
| **Name** | KFSN4-DRE |
|
||||
| **Released** | 2007 |
|
||||
| **Released** | ? |
|
||||
| **Chipset** | nVIDIA nForce Professional 2200 |
|
||||
| **CPU** | AMD Opteron 2000 series (Barcelona Family) |
|
||||
| **Graphics** | XGI Z9s VGA Controller |
|
||||
|
@ -24,12 +24,12 @@ x-toc-enable: true
|
|||
| **Flash chip** | PLCC 1MiB (Upgradable to 2MiB) |
|
||||
|
||||
```
|
||||
W+: Works without vendor firmware;
|
||||
W+: Works without blobs;
|
||||
N: Doesn't work;
|
||||
W*: Works with vendor firmware;
|
||||
W*: Works with blobs;
|
||||
U: Untested;
|
||||
P+: Partially works;
|
||||
P*: Partially works with vendor firmware
|
||||
P*: Partially works with blobs
|
||||
```
|
||||
|
||||
| ***Features*** | |
|
||||
|
@ -48,34 +48,24 @@ P*: Partially works with vendor firmware
|
|||
| **SeaBIOS with GRUB** | Partially works |
|
||||
</div>
|
||||
|
||||
Open source BIOS/UEFI firmware
|
||||
------------------------------
|
||||
|
||||
This document will teach you how to install Libreboot, on your
|
||||
ASUS KFSN4-DRE server/workstation motherboard.
|
||||
Libreboot is a [Free Software](https://writefreesoftware.org/learn) project
|
||||
that replaces proprietary BIOS/UEFI firmware.
|
||||
|
||||
This is a server board using AMD hardware (Fam10h). It can also be used
|
||||
for building a high-powered workstation. Powered by libreboot.
|
||||
|
||||
Flashing instructions can be found at
|
||||
[../install/\#flashprog](../install/)
|
||||
|
||||
**NOTE: Libreboot standardises on [flashprog](https://flashprog.org/wiki/Flashprog)
|
||||
NOTE: Libreboot standardises on [flashprog](https://flashprog.org/wiki/Flashprog)
|
||||
now, as of 27 January 2024, which is a fork of flashrom.
|
||||
The reason why was explained, in
|
||||
the [Libreboot 20240225 release](../../news/libreboot20240225.md#flashprog-now-used-instead-of-flashrom)**
|
||||
|
||||
Form factor {#formfactor}
|
||||
---------------------
|
||||
===========
|
||||
|
||||
These boards use the SSI EEB 3.61 form factor; make sure that your case
|
||||
supports this. This form factor is similar to E-ATX in that the size is
|
||||
identical, but the position of the screws are different.
|
||||
|
||||
Flash chips {#flashchips}
|
||||
-----------------------
|
||||
===========
|
||||
|
||||
These boards use LPC flash (not SPI), in a PLCC socket. The default
|
||||
flash size 1MiB (8Mbits), and can be upgraded to 2MiB (16Mbits).
|
||||
|
@ -88,18 +78,18 @@ extractor. These can be found online. See
|
|||
<http://www.coreboot.org/Developer_Manual/Tools#Chip_removal_tools>*
|
||||
|
||||
Native graphics initialization {#graphics}
|
||||
---------------------------------------
|
||||
==============================
|
||||
|
||||
Native graphics initialization exists (XGI Z9s) for this board.
|
||||
Framebuffer- and text-mode both work. A serial port is also available.
|
||||
|
||||
Memory
|
||||
-------
|
||||
======
|
||||
|
||||
DDR2 533/667 Registered ECC. 16 slots. Total capacity up to 64GiB.
|
||||
|
||||
Hex-core CPUs {#hexcore}
|
||||
---------------------
|
||||
=============
|
||||
|
||||
PCB revision 1.05G is the latest version of this board and the best one
|
||||
(the revision number is be printed on the board), if you want to use
|
||||
|
@ -113,8 +103,7 @@ To be sure your board supports a CPU check the official ASUS website here:
|
|||
If you are running a Hex-Core CPU on any board version, please contact us.
|
||||
|
||||
Board configurations {#configurations}
|
||||
----------------------------------------
|
||||
|
||||
==============
|
||||
There are 7 different configurations of this board: "standard", 2S, iKVM,
|
||||
iKVM/IST, SAS, SAS/iKVM and SAS/iKVM/IST.
|
||||
|
||||
|
@ -133,7 +122,7 @@ The IST versions with PCB revision 1.05G are the ones who are believed to
|
|||
support the six core Opteron Istanbul processors (2400 and 8400 series).
|
||||
|
||||
Current issues {#issues}
|
||||
-----------------------
|
||||
==============
|
||||
|
||||
- There seems to be a 30 second bootblock delay (observed by
|
||||
tpearson); the system otherwise boots and works as expected. See
|
||||
|
@ -160,7 +149,7 @@ Current issues {#issues}
|
|||
the USB booting doesn't work.
|
||||
|
||||
Other information
|
||||
------------------
|
||||
=================
|
||||
|
||||
[specifications](https://web.archive.org/web/20181212180051/http://ftp.tekwind.co.jp/pub/asustw/mb/Socket%20F/KFSN4-DRE/Manual/e3335_kfsn4-dre.pdf)
|
||||
|
215
site/docs/hardware/kgpe-d16.md
Normal file
215
site/docs/hardware/kgpe-d16.md
Normal file
|
@ -0,0 +1,215 @@
|
|||
---
|
||||
title: ASUS KGPE-D16 server/workstation board
|
||||
x-toc-enable: true
|
||||
...
|
||||
|
||||
TODO: OLD page. TODO: check that all the info is still valid.
|
||||
|
||||
Introduction
|
||||
============
|
||||
|
||||
This is a server board using AMD hardware (Fam10h *and Fam15h* CPUs
|
||||
available). It can also be used for building a high-powered workstation.
|
||||
Powered by libreboot. The coreboot port was done by Timothy Pearson of
|
||||
Raptor Engineering Inc. and, working with them (and sponsoring the
|
||||
work), merged into libreboot.
|
||||
|
||||
*Memory initialization is still problematic, for some modules. We
|
||||
recommend avoiding Kingston modules.*
|
||||
*For working configurations see <https://www.coreboot.org/Board:asus/kgpe-d16>.*
|
||||
|
||||
Flashing instructions can be found at
|
||||
[../install/\#flashprog](../install/#flashprog) - note that external
|
||||
flashing is required, if the proprietary (ASUS) firmware is
|
||||
currently installed. If you already have libreboot, by default it is
|
||||
possible to re-flash using software running in Linux on the
|
||||
KGPE-D16, without using external hardware.
|
||||
|
||||
CPU compatibility
|
||||
=================
|
||||
|
||||
Opteron 62xx and 63xx CPUs work just fine.
|
||||
|
||||
Board status (compatibility) {#boardstatus}
|
||||
============================
|
||||
|
||||
See <https://raptorengineeringinc.com/coreboot/kgpe-d16-status.php>.
|
||||
|
||||
Form factor {#formfactor}
|
||||
===========
|
||||
|
||||
These boards use the SSI EEB 3.61 form factor; make sure that your case
|
||||
supports this. This form factor is similar to E-ATX in that the size is
|
||||
identical, but the position of the screws are different.
|
||||
|
||||
IPMI iKVM module add-on {#ipmi}
|
||||
=======================
|
||||
|
||||
Don't use it. It uses proprietary firmware and adds a backdoor (remote
|
||||
out-of-band management chip, similar to the [Intel Management
|
||||
Engine](../../faq.md#intelme). Fortunately, the firmware is
|
||||
unsigned (possibly to replace) and physically separate from the
|
||||
mainboard since it's on the add-on module, which you don't have to
|
||||
install.
|
||||
|
||||
Flash chips {#flashchips}
|
||||
===========
|
||||
|
||||
2MiB flash chips are included by default, on these boards. It's on a
|
||||
P-DIP 8 slot (SPI chip). The flash chip can be upgraded to higher sizes:
|
||||
4MiB, 8MiB or 16MiB. With at least 8MiB, you could feasibly fit a
|
||||
compressed linux+initramfs image (BusyBox+Linux system) into CBFS and
|
||||
boot that, loading it into memory.
|
||||
|
||||
libreboot has configs for 2, 4, 8 and 16 MiB flash chip sizes (default
|
||||
flash chip is 2MiB).
|
||||
|
||||
*DO NOT hot-swap the chip with your bare hands. Use a P-DIP 8 chip
|
||||
extractor. These can be found online. See
|
||||
<http://www.coreboot.org/Developer_Manual/Tools#Chip_removal_tools>*
|
||||
|
||||
This guide shows how to flash the chip:\
|
||||
[25xx NOR flashing guide](../install/spi.md)
|
||||
|
||||
Native graphics initialization {#graphics}
|
||||
==============================
|
||||
|
||||
Only text-mode is known to work, but linux(kernel) can initialize the
|
||||
framebuffer display (if it has KMS - kernel mode setting).
|
||||
|
||||
Current issues {#issues}
|
||||
==============
|
||||
|
||||
- LRDIMM memory modules are currently incompatible
|
||||
(IT MAY WORK NOWADAYS, TODO TEST)
|
||||
- SAS (via PIKE 2008 module) requires a vendor option ROM (and
|
||||
SeaBIOS) to boot from it (theoretically possible to replace, but you
|
||||
can put a kernel in CBFS or on SATA and boot from that, which
|
||||
can be on a SAS drive. The linux kernel can use those SAS drives
|
||||
(via PIKE module) without an option ROM).
|
||||
- SeaBIOS lacked serial console support out-of-the-box in release 20160907
|
||||
and as such a workaround using SGABIOS is necessary. You can find
|
||||
instructions on how to do this on the
|
||||
[Notabug issue tracker](http://web.archive.org/web/20210416011941/https://notabug.org/libreboot/libreboot/issues/736)
|
||||
- IPMI iKVM module (optional add-on card) uses proprietary firmware.
|
||||
Since it's for remote out-of-band management, it's theoretically a
|
||||
backdoor similar to the Intel Management Engine. Fortunately, unlike
|
||||
the ME, this firmware is unsigned which means that a free
|
||||
replacement is theoretically possible. For now, the libreboot
|
||||
project recommends not installing the module. [This
|
||||
project](https://github.com/facebook/openbmc) might be interesting
|
||||
to derive from, for those who want to work on a free replacement. In
|
||||
practise, out-of-band management isn't very useful anyway (or at
|
||||
the very least, it's not a major inconvenience to not have it).
|
||||
- Graphics: only text-mode works. See [\#graphics](#graphics)
|
||||
|
||||
Hardware specifications {#specifications}
|
||||
-----------------------
|
||||
|
||||
The information here is adapted, from the ASUS website.
|
||||
|
||||
### Processor / system bus
|
||||
|
||||
- 2 CPU sockets (G34 compatible)
|
||||
- HyperTransport™ Technology 3.0
|
||||
- CPUs supported:
|
||||
- AMD Opteron 6100 series (Fam10h. No IOMMU support. *Not*
|
||||
recommended - old. View errata datasheet here:
|
||||
<http://support.amd.com/TechDocs/41322_10h_Rev_Gd.pdf>)
|
||||
- AMD Opteron 6200 series (Fam15h, with full IOMMU support in
|
||||
libreboot.
|
||||
- AMD Opteron 6300 series (Fam15h, with full IOMMU support in
|
||||
libreboot.
|
||||
- 6.4 GT/s per link (triple link)
|
||||
|
||||
### Core logic
|
||||
|
||||
- AMD SR5690
|
||||
- AMD SP5100
|
||||
|
||||
### Memory compatibility (with libreboot)
|
||||
|
||||
- *Total Slots:* 16 (4-channel per CPU, 8 DIMM per CPU), ECC
|
||||
- *Capacity:* Maximum up to 256GB RDIMM (Tested max 128GB)
|
||||
- *Memory Type that is compatible:*
|
||||
- DDR3 1600/1333/1066/800 UDIMM\*
|
||||
- DDR3 1600/1333/1066/800 RDIMM\*
|
||||
- *Compatible sizes per memory module:*
|
||||
- 16GB, 8GB, 4GB, 3GB, 2GB, 1GB RDIMM
|
||||
- 8GB, 4GB, 2GB, 1GB UDIMM
|
||||
|
||||
### Expansion slots
|
||||
|
||||
- *Total slot:* 6
|
||||
- *Slot Location 1:* PCI 32bit/33MHz
|
||||
- *Slot Location 2:* PCI-E x16 (Gen2 X8 Link)
|
||||
- *Slot Location 3:* PCI-E x16 (Gen2 X16 Link), Auto switch to x8
|
||||
link if slot 2 is occupied
|
||||
- *Slot Location 4:* PCI-E x8 (Gen2 X4 Link)
|
||||
- *Slot Location 5:* PCI-E x16 (Gen2 X16 Link)
|
||||
- *Slot Location 6:* PCI-E x16 (Gen2 X16 Link), Auto turn off if
|
||||
slot 5 is occupied, For 1U FH/FL Card, MIO supported
|
||||
- *Additional Slot 1:* PIKE slot (for SAS drives. See notes above)
|
||||
- Follow SSI Location\#
|
||||
|
||||
### Form factor {#form-factor}
|
||||
|
||||
- SSI EEB 3.61 (12"x13")
|
||||
|
||||
### ASUS features
|
||||
|
||||
- Fan Speed Control
|
||||
- Rack Ready (Rack and Pedestal dual use)
|
||||
|
||||
### Storage
|
||||
|
||||
- *SATA controller:*
|
||||
- AMD SP5100
|
||||
- 6 x SATA2 300MB/s
|
||||
- *SAS/SATA Controller:*
|
||||
- ASUS PIKE2008 3Gbps 8-port SAS card included
|
||||
|
||||
### Networking
|
||||
|
||||
- 2 x Intel® 82574L + 1 x Mgmt LAN
|
||||
|
||||
### Graphics
|
||||
|
||||
- Aspeed AST2050 with 8MB VRAM
|
||||
|
||||
### On board I/O
|
||||
|
||||
- 1 x PSU Power Connector (24-pin SSI power connector + 8-pin SSI
|
||||
12V + 8-pin SSI 12V power connector)
|
||||
- 1 x Management Connector , Onboard socket for management card
|
||||
- 3 x USB pin header , Up to 6 Devices
|
||||
- 1 x Internal A Type USB Port
|
||||
- 8 x Fan Header , 4pin (3pin/4pin fan dual support)
|
||||
- 2 x SMBus
|
||||
- 1 x Serial Port Header
|
||||
- 1 x TPM header
|
||||
- 1 x PS/2 KB/MS port
|
||||
|
||||
### Back I/O ports
|
||||
|
||||
- 1 x External Serial Port
|
||||
- 2 x External USB Port
|
||||
- 1 x VGA Port
|
||||
- 2 x RJ-45
|
||||
- 1 x PS/2 KB/Mouse
|
||||
|
||||
### Environment
|
||||
|
||||
- *Operation temperature:* 10C \~ 35C
|
||||
- *Non operation temperature:* -40C \~ 70C
|
||||
- *Non operation humidity:* 20% \~ 90% ( Non condensing)
|
||||
|
||||
### Monitoring
|
||||
|
||||
- CPU temperatures
|
||||
- Fan speed (RPM)
|
||||
|
||||
### Note:
|
||||
|
||||
- \* DDR3 1600 can only be supported with AMD Opteron 6300/6200 series
|
||||
processor
|
|
@ -4,7 +4,7 @@ x-toc-enable: true
|
|||
...
|
||||
|
||||
Introduction (GM45+e1000)
|
||||
-------------------------
|
||||
=========================
|
||||
|
||||
This section is applicable to all libreboot-supported laptops with the
|
||||
mobile 4 series chipset (as shown in `$ lspci`)
|
||||
|
@ -17,11 +17,15 @@ for the built-in gigabit ethernet controller is stored inside the flash chip,
|
|||
along with libreboot and other configuration data. Therefore, installing
|
||||
libreboot will overwrite it.
|
||||
|
||||
Thus, for these laptops, prebuilt libreboot images already contain a generic
|
||||
MAC address in the GbE region.
|
||||
Thus, for these laptops, prebuilt libreboot already contains a generic
|
||||
MAC address in the configuration section. This address is `00:f5:f0:40:71:fe
|
||||
in builds before 2018-01-16 and `00:4c:69:62:72:65` (see the ascii character
|
||||
set) afterwards.
|
||||
Unless you change it, your computer will boot and use it. This can lead
|
||||
to network problems if you have more than one libreboot computer on
|
||||
the same layer2 network (e.g. on the same network switch).
|
||||
the same layer2 network (e.g. on the same network switch). The switch
|
||||
(postman) will simply not know who to deliver to as the MAC (house) addresses
|
||||
will be the same.
|
||||
|
||||
To prevent these address clashes, you can either modify prebuilt libreboot
|
||||
to use an address of your own choosing or you can change the address in your
|
||||
|
@ -31,7 +35,7 @@ In either case, it is a good idea to write down the address that your
|
|||
computer originally had.
|
||||
|
||||
Obtaining the existing MAC address
|
||||
----------------------------------
|
||||
==================================
|
||||
|
||||
The existing MAC address may be obtained by the following methods:
|
||||
|
||||
|
@ -61,7 +65,7 @@ The existing MAC address may be obtained by the following methods:
|
|||
updated.
|
||||
|
||||
Changing the MAC address in the operating system
|
||||
------------------------------------------------
|
||||
================================================
|
||||
|
||||
There are three portable ways of doing so:
|
||||
|
||||
|
@ -86,8 +90,19 @@ init scripts or you can use your operating system's own networking
|
|||
configuration. Refer to your operating system's documentation for
|
||||
how to do this.
|
||||
|
||||
Changing the MAC address (e.g. X230/T440p)
|
||||
-----------------------------------------------------------------
|
||||
Changing the MAC address on X200/T400/T500/W500
|
||||
===============================================
|
||||
|
||||
On GM45 laptops with ICH9M southbridge and Intel PHY module, the MAC address
|
||||
is hardcoded in boot flash, which means it can be changed if you re-flash.
|
||||
|
||||
See [ich9utils documentation](../install/ich9utils.md)
|
||||
|
||||
If *all* you want to do is change the MAC address, you might try `nvmutil`
|
||||
instead. See notes below:
|
||||
|
||||
Changing the MAC address on ivybridge/sandybridge/haswell (e.g. X230/T440p)
|
||||
=========================================================
|
||||
|
||||
See [nvmutil documentation](../install/nvmutil.md)
|
||||
|
||||
|
@ -96,6 +111,15 @@ Sandybridge, Ivybridge and Haswell platforms, but it can be used on any
|
|||
platform with a valid GbE region in flash, where an Intel Flash Descriptor
|
||||
is used; this includes older GM45+ICH9M machines supported by Libreboot.
|
||||
|
||||
The `ich9utils` program is more useful in an lbmk context, because it
|
||||
generates an entire Intel Flash Descriptor and GbE region from scratch;
|
||||
coreboot has a similar method in its build system, using its own utility
|
||||
called bincfg, but this tool is unused in lbmk.
|
||||
|
||||
No tool like ich9utils exists for these boards yet, but lbmk includes the IFD
|
||||
and GbE files in-tree (Intel ME is handled by extracting from Lenovo updates,
|
||||
which the build system automatically fetches from the internet).
|
||||
|
||||
You can use `nvmutil` to change the existing MAC address in a GbE region. This
|
||||
sets the "hardcoded" MAC address, typically a globally assigned one set by
|
||||
the vendor, but you can use local addresses, and you can use randomised MACs.
|
||||
the vendor.
|
|
@ -1,5 +1,5 @@
|
|||
---
|
||||
title: Install Libreboot on MacBook2,1 and MacBook1,1
|
||||
title: MacBook2,1 and MacBook1,1
|
||||
x-toc-enable: true
|
||||
...
|
||||
|
||||
|
@ -20,19 +20,19 @@ x-toc-enable: true
|
|||
| **Graphics** | Intel GMA 950 |
|
||||
| **Display** | 1280x800 TFT |
|
||||
| **Memory** | 512MB, 1GB (upgradable to 4GB with 3GB usable) |
|
||||
| **Architecture** | x86\_64 |
|
||||
| **Architecture** | x86_64 |
|
||||
| **EC** | Proprietary |
|
||||
| **Original boot firmware** | Apple EFI |
|
||||
| **Intel ME/AMD PSP** | Not present. |
|
||||
| **Flash chip** | SOIC-8 2MiB (Upgradable to 16MiB) |
|
||||
|
||||
```
|
||||
W+: Works without vendor firmware;
|
||||
W+: Works without blobs;
|
||||
N: Doesn't work;
|
||||
W*: Works with vendor firmware;
|
||||
W*: Works with blobs;
|
||||
U: Untested;
|
||||
P+: Partially works;
|
||||
P*: Partially works with vendor firmware
|
||||
P*: Partially works with blobs
|
||||
```
|
||||
|
||||
| ***Features*** | |
|
||||
|
@ -50,15 +50,6 @@ P*: Partially works with vendor firmware
|
|||
| **SeaBIOS** | Works |
|
||||
| **SeaBIOS with GRUB** | Works |
|
||||
</div>
|
||||
|
||||
Open source BIOS/UEFI firmware
|
||||
-------------------------
|
||||
|
||||
This document will teach you how to install Libreboot, on your
|
||||
Apple MacBook 2,1 2005-2007 laptop motherboard.
|
||||
Libreboot is a [Free Software](https://writefreesoftware.org/learn) project
|
||||
that replaces proprietary BIOS/UEFI firmware.
|
||||
|
||||
The MacBook1,1 and MacBook2,1 are very similar to the
|
||||
ThinkPad X60. It shares some hardware with the X60 such as the chipset.
|
||||
|
||||
|
@ -72,20 +63,21 @@ uses Core Duo processors (supports 32-bit OS but not 64-bit), and it is
|
|||
believed that this is the only difference.
|
||||
|
||||
Compatibility
|
||||
-------------
|
||||
=============
|
||||
|
||||
The following pages list many models of MacBook1,1 and MacBook2,1:
|
||||
|
||||
* <http://www.everymac.com/ultimate-mac-lookup/?search_keywords=MacBook1,1>
|
||||
* <http://www.everymac.com/ultimate-mac-lookup/?search_keywords=MacBook2,1>
|
||||
|
||||
### Models
|
||||
Models
|
||||
------
|
||||
|
||||
Specifically (Order No. / Model No. / CPU) for the MacBook1,1:
|
||||
|
||||
* MA255LL/A / A1181 (EMC 2092) / Core Duo T2500 *(tested - working)*
|
||||
* MA254LL/A / A1181 (EMC 2092) / Core Duo T2400 *(tested - working)*
|
||||
* MA472LL/A / A1181 (EMC 2092) / Core Duo T2500 *(tested - working)*
|
||||
* MA472LL/A / A1181 (EMC 2092) / Core Duo T2500 (untested)
|
||||
|
||||
For the MacBook2,1:
|
||||
|
||||
|
@ -94,11 +86,9 @@ For the MacBook2,1:
|
|||
* MA701LL/A / A1181 (EMC 2121) / Intel Core 2 Duo T7200 *(tested -
|
||||
working)*
|
||||
* MB061LL/A / A1181 (EMC 2139) / Intel Core 2 Duo T7200 *(tested -
|
||||
working)*
|
||||
* MA700LL/A / A1181 (EMC 2121) / Intel Core 2 Duo T7200 *(tested -
|
||||
working)*
|
||||
* MB063LL/A / A1181 (EMC 2139) / Intel Core 2 Duo T7400 *(tested -
|
||||
working)*
|
||||
* MB063LL/A / A1181 (EMC 2139) / Intel Core 2 Duo T7400 *(tested - working)*
|
||||
* MB062LL/A / A1181 (EMC 2139) / Intel Core 2 Duo T7400 *(tested -
|
||||
working)*
|
||||
|
||||
|
@ -109,22 +99,20 @@ then don't forget to [send a patch](../../git.md), confirming that it
|
|||
actually works!
|
||||
|
||||
Internal flashing
|
||||
-----------------
|
||||
=================
|
||||
|
||||
MacBook2,1 can always be flashed internally, even if running Apple firmware:
|
||||
|
||||
sudo flashprog -p internal:laptop=force_I_want_a_brick,boardmismatch=force -w your.rom
|
||||
|
||||
**NOTE: Libreboot standardises on [flashprog](https://flashprog.org/wiki/Flashprog)
|
||||
NOTE: Libreboot standardises on [flashprog](https://flashprog.org/wiki/Flashprog)
|
||||
now, as of 27 January 2024, which is a fork of flashrom.
|
||||
The reason why was explained, in
|
||||
the [Libreboot 20240225 release](../../news/libreboot20240225.md#flashprog-now-used-instead-of-flashrom)**
|
||||
|
||||
The MacBook1,1 can't be flashed internally if running the Apple EFI firmware.
|
||||
You must flash externally.
|
||||
|
||||
External flashing
|
||||
-----------------
|
||||
=================
|
||||
|
||||
MacBook1,1 requires external flashing, if running the default Apple firmware.
|
||||
MacBook2,1 can be flashed internally, regardless.
|
||||
|
@ -144,7 +132,7 @@ Refer to the following guide:\
|
|||
[Externally rewrite 25xx NOR flash via SPI protocol](../install/spi.md)
|
||||
|
||||
OSes using Linux on Apple EFI firmware
|
||||
--------------------------------------
|
||||
======================================
|
||||
|
||||
You have 2 choices for booting up OSes using Linux as their kernel
|
||||
on the MacBook:
|
||||
|
@ -153,7 +141,8 @@ on the MacBook:
|
|||
|
||||
* Boot via a CD or DVD.
|
||||
|
||||
### Boot via a CD or DVD
|
||||
Boot via a CD or DVD
|
||||
--------------------
|
||||
|
||||
The Apple EFI firmware contains a PC BIOS emulation layer for booting
|
||||
Microsoft Windows on CDs and DVDs. That emulation layer **only** works
|
||||
|
@ -183,7 +172,8 @@ should boot up properly automatically.
|
|||
to it using GRUB, despite the fact that it does sometimes show up. You
|
||||
also won't be able to boot it up when using Libreboot.*
|
||||
|
||||
### Boot via USB
|
||||
Boot via USB
|
||||
------------
|
||||
|
||||
This method is harder than booting from a CD/DVD and may soft-brick your
|
||||
MacBook but it's the only way to boot up successfully from a USB.
|
||||
|
@ -221,14 +211,14 @@ the CMOS/PRAM battery, wait a few minutes, and put it back in.
|
|||
to reconfigure GRUB2 correctly, else your system won't boot.*
|
||||
|
||||
Coreboot wiki page
|
||||
------------------
|
||||
==================
|
||||
|
||||
The following page has some information:
|
||||
|
||||
* <https://www.coreboot.org/Board:apple/macbook21>
|
||||
|
||||
Issues and solutions/workarounds
|
||||
--------------------------------
|
||||
================================
|
||||
|
||||
There is one mouse button only, however multiple finger tapping
|
||||
works. The Apple logo on the
|
||||
|
@ -239,7 +229,8 @@ should [cover it up](http://cweiske.de/tagebuch/tuxbook.htm).
|
|||
software. Webcams are a privacy and security risk; cover it up! Or
|
||||
remove it.*
|
||||
|
||||
### Make it overheat less
|
||||
Make it overheat less
|
||||
---------------------
|
||||
|
||||
NOTE: on newer libreboot revisions, this section is less relevant, because C3
|
||||
states are supported now. However, this section may still be useful, so it will
|
||||
|
@ -279,7 +270,8 @@ PLATFORM_PROFILE_ON_BAT=low-power
|
|||
|
||||
The MacBook will still overheat, just less.
|
||||
|
||||
### Enable AltGr
|
||||
Enable AltGr
|
||||
------------
|
||||
|
||||
The keyboard has a keypad enter instead of an AltGr. The first key on
|
||||
the right side of the spacebar is the Apple "command" key. On its
|
||||
|
@ -303,11 +295,12 @@ line:
|
|||
|
||||
to the file /etc/vconsole.conf and then restart the computer.
|
||||
|
||||
### Make touchpad more responsive
|
||||
Make touchpad more responsive
|
||||
-----------------------------
|
||||
|
||||
Linux kernels of version 3.15 or lower might make the touchpad
|
||||
extremely sluggish. A user reported that they could get better
|
||||
response from the touchpad with the following in their `xorg.conf`:
|
||||
response from the touchpad with the following in their xorg.conf:
|
||||
|
||||
```
|
||||
Section "InputClass"
|
108
site/docs/hardware/r400.md
Normal file
108
site/docs/hardware/r400.md
Normal file
|
@ -0,0 +1,108 @@
|
|||
---
|
||||
title: ThinkPad R400
|
||||
x-toc-enable: true
|
||||
...
|
||||
|
||||
<div class="specs">
|
||||
<center>
|
||||
![ThinkPad R400]()
|
||||
</center>
|
||||
|
||||
| ***Specifications*** | |
|
||||
|----------------------------|------------------------------------------------|
|
||||
| **Manufacturer** | Lenovo |
|
||||
| **Name** | ThinkPad R400 |
|
||||
| **Released** | 2009 |
|
||||
| **Chipset** | Intel Cantiga GM45 |
|
||||
| **CPU** | Intel Core 2 Duo (Penryn/Merom family) or
|
||||
Celeron M (Merom L family) |
|
||||
| **Graphics** | Intel GMA 4500MHD (and ATI Mobility Radeon HD
|
||||
3470 or nVIDIA
|
||||
GeForce 9300M on some models) |
|
||||
| **Display** | 1280x800/1440x900 TFT |
|
||||
| **Memory** | Up to 8GB |
|
||||
| **Architecture** | x86_64 |
|
||||
| **EC** | Proprietary |
|
||||
| **Original boot firmware** | LenovoBIOS |
|
||||
| **Intel ME/AMD PSP** | Present. Can be completly disabled. |
|
||||
| **Flash chip** | SOIC-8/SOIC-16 4MiB/8MiB (Upgradable to 16MiB) |
|
||||
|
||||
```
|
||||
W+: Works without blobs;
|
||||
N: Doesn't work;
|
||||
W*: Works with blobs;
|
||||
U: Untested;
|
||||
P+: Partially works;
|
||||
P*: Partially works with blobs
|
||||
```
|
||||
|
||||
| ***Features*** | |
|
||||
|----------------|---------------------------------------|
|
||||
| **Internal flashing with original boot firmware** | N |
|
||||
| **Display** | W+ |
|
||||
| **Audio** | W+ |
|
||||
| **RAM Init** | W+ |
|
||||
| **External output** | W+ |
|
||||
| **Display brightness** | P+ |
|
||||
|
||||
| ***Payloads supported*** | |
|
||||
|---------------------------|-----------|
|
||||
| **GRUB** | Works |
|
||||
| **SeaBIOS** | Works |
|
||||
| **SeaBIOS with GRUB** | Works |
|
||||
</div>
|
||||
Dell Latitude E6400
|
||||
===================
|
||||
|
||||
**If you haven't bought an R400 yet: the [Dell Latitude
|
||||
E6400](../../news/e6400.md) is much easier to flash; no disassembly required,
|
||||
it can be flashed entirely in software from Dell BIOS to Libreboot. It is the
|
||||
same hardware generation (GM45), with same CPUs, video processor, etc.**
|
||||
|
||||
Introduction
|
||||
============
|
||||
|
||||
It is believed that all or most R400 laptops are compatible. See notes
|
||||
about [CPU
|
||||
compatibility](../install/r400_external.html#cpu_compatibility) for
|
||||
potential incompatibilities.
|
||||
|
||||
There are two possible flash chip sizes for the R400: 4MiB (32Mbit) or
|
||||
8MiB (64Mbit). This can be identified by the type of flash chip below
|
||||
the palmrest: 4MiB is SOIC-8, 8MiB is SOIC-16.
|
||||
|
||||
*The R400 laptops come with the ME (and sometimes AMT in addition)
|
||||
before flashing libreboot. libreboot disables and removes it by using a
|
||||
modified descriptor: see [../install/ich9utils.md](../install/ich9utils.md)*
|
||||
(contains notes, plus instructions)
|
||||
|
||||
Flashing instructions can be found at
|
||||
[../install/\#flashprog](../install/#flashprog)
|
||||
|
||||
NOTE: Libreboot standardises on [flashprog](https://flashprog.org/wiki/Flashprog)
|
||||
now, as of 27 January 2024, which is a fork of flashrom.
|
||||
|
||||
EC update {#ecupdate}
|
||||
=========
|
||||
|
||||
It is recommended that you update to the latest EC firmware version. The
|
||||
[EC firmware](../../faq.md#ec-embedded-controller-firmware) is separate from
|
||||
libreboot, so we don't actually provide that, but if you still have
|
||||
Lenovo BIOS then you can just run the Lenovo BIOS update utility, which
|
||||
will update both the BIOS and EC version. See:
|
||||
|
||||
- [../install/#flashprog](../install/#flashprog)
|
||||
- <http://www.thinkwiki.org/wiki/BIOS_update_without_optical_disk>
|
||||
|
||||
NOTE: this can only be done when you are using Lenovo BIOS. How to
|
||||
update the EC firmware while running libreboot is unknown. libreboot
|
||||
only replaces the BIOS firmware, not EC.
|
||||
|
||||
Updated EC firmware has several advantages e.g. bettery battery
|
||||
handling.
|
||||
|
||||
The R400 is almost identical to the X200, code-wise. See
|
||||
[x200.md](x200.md).
|
||||
|
||||
TODO: put hardware register logs here like on the [X200](x200.md) and
|
||||
[T400](t400.md) page.
|
81
site/docs/hardware/r500.md
Normal file
81
site/docs/hardware/r500.md
Normal file
|
@ -0,0 +1,81 @@
|
|||
---
|
||||
title: ThinkPad R500
|
||||
x-toc-enable: true
|
||||
...
|
||||
|
||||
<div class="specs">
|
||||
<center>
|
||||
![ThinkPad R500]()
|
||||
</center>
|
||||
|
||||
| ***Specifications*** | |
|
||||
|----------------------------|------------------------------------------------|
|
||||
| **Manufacturer** | Lenovo |
|
||||
| **Name** | ThinkPad R500 |
|
||||
| **Released** | 2009 |
|
||||
| **Chipset** | Intel Cantiga GM45 |
|
||||
| **CPU** | Intel Core 2 Duo (Penryn/Merom family) or
|
||||
Celeron M (Merom L family) |
|
||||
| **Graphics** | Intel GMA 4500MHD (or ATI Mobility Radeon HD
|
||||
3470 on some models) |
|
||||
| **Display** | 1280x800/1680x1050 TFT |
|
||||
| **Memory** | 512MB, 2GB or 4GB (Upgradable to 8GB) |
|
||||
| **Architecture** | x86_64 |
|
||||
| **EC** | Proprietary |
|
||||
| **Original boot firmware** | LenovoBIOS |
|
||||
| **Intel ME/AMD PSP** | Present. Can be completly disabled. |
|
||||
| **Flash chip** | SOIC-8/SOIC-16/WSON-8 4MiB/8MiB (Upgradable
|
||||
to 16MiB) |
|
||||
```
|
||||
W+: Works without blobs;
|
||||
N: Doesn't work;
|
||||
W*: Works with blobs;
|
||||
U: Untested;
|
||||
P+: Partially works;
|
||||
P*: Partially works with blobs
|
||||
```
|
||||
|
||||
| ***Features*** | |
|
||||
|----------------|---------------------------------------|
|
||||
| **Internal flashing with original boot firmware** | N |
|
||||
| **Display** | W+ |
|
||||
| **Audio** | W+ |
|
||||
| **RAM Init** | W+ |
|
||||
| **External output** | W+ |
|
||||
| **Display brightness** | P+ |
|
||||
|
||||
| ***Payloads supported*** | |
|
||||
|---------------------------|-----------|
|
||||
| **GRUB** | Works |
|
||||
| **SeaBIOS** | Works |
|
||||
| **SeaBIOS with GRUB** | Works |
|
||||
</div>
|
||||
Dell Latitude E6400
|
||||
===================
|
||||
|
||||
**If you haven't bought an R500 yet: the [Dell Latitude
|
||||
E6400](../../news/e6400.md) is much easier to flash; no disassembly required,
|
||||
it can be flashed entirely in software from Dell BIOS to Libreboot. It is the
|
||||
same hardware generation (GM45), with same CPUs, video processor, etc.**
|
||||
|
||||
Introduction
|
||||
============
|
||||
|
||||
This board as basically identical to the T500, and has very similar disassembly.
|
||||
You must take it apart and flash the chip externally.
|
||||
|
||||
The chip is 4MiB NOR flash (SPI protocol) is SOIC8 form factory.
|
||||
|
||||
Refer to the following guide:\
|
||||
[Externally rewrite 25xx NOR flash via SPI protocol](../install/spi.md)
|
||||
|
||||
Unlike other GM45+ICH9M thinkpads in libreboot, the R500 doesn't have an Intel
|
||||
PHY (for Gigabit Ethernet). However, libreboot still includes an Intel flash
|
||||
descriptor, but with just the descriptor and BIOS region. The `ich9gen` program
|
||||
supports this fully.
|
||||
|
||||
Therefore, you do not have to worry about the MAC address. The onboard NIC for
|
||||
ethernet is made by Broadcom (and works in linux-libre).
|
||||
|
||||
Refer to T500 disassembly guide. The R500 disassembly procedure is almost
|
||||
identical.
|
|
@ -1,12 +1,10 @@
|
|||
---
|
||||
title: Install Libreboot on Dell Precision T1650
|
||||
title: Dell Precision T1650
|
||||
x-toc-enable: true
|
||||
...
|
||||
|
||||
**[PLEASE READ THESE INSTRUCTIONS BEFORE INSTALLING](ivy_has_common.md), OR
|
||||
YOU MAY BRICK YOUR MACHINE!! - Please click the link and follow the instructions
|
||||
there, before flashing. For posterity,
|
||||
[here is the link again](ivy_has_common.md).**
|
||||
**[PLEASE READ THESE INSTRUCTIONS BEFORE INSTALLING](../../news/safety.md),
|
||||
OR YOU MIGHT BRICK YOUR MACHINE: [SAFETY PRECAUTIONS](../../news/safety.md)**
|
||||
|
||||
<div class="specs">
|
||||
<center>
|
||||
|
@ -24,27 +22,27 @@ there, before flashing. For posterity,
|
|||
| **Graphics** | Discrete graphics, or Intel HD Graphics model
|
||||
depending on CPU model |
|
||||
| **Memory** | DDR3 DIMMs (max 32GB, 4x8GB), ECC memory supported |
|
||||
| **Architecture** | x86\_64 |
|
||||
| **Architecture** | x86_64 |
|
||||
| **Original boot firmware** | Dell UEFI firmware |
|
||||
| **Intel ME/AMD PSP** | Present. Can be disabled with me\_cleaner. |
|
||||
| **Intel ME/AMD PSP** | Present. Can be disabled with me_cleaner. |
|
||||
| **Flash chip** | SOIC-16 and/or SOIC-8 12MiB (96Mbit) |
|
||||
|
||||
|
||||
```
|
||||
W+: Works without vendor firmware;
|
||||
W+: Works without blobs;
|
||||
N: Doesn't work;
|
||||
W*: Works with vendor firmware;
|
||||
W*: Works with blobs;
|
||||
U: Untested;
|
||||
P+: Partially works;
|
||||
P*: Partially works with vendor firmware
|
||||
P*: Partially works with blobs
|
||||
?: UNKNOWN AT THIS TIME
|
||||
```
|
||||
|
||||
| ***Features*** | |
|
||||
|---------------------------------------------------|----|
|
||||
| **Internal flashing with original boot firmware** | W* |
|
||||
| **Internal flashing with original boot firmware** | ? |
|
||||
| **Display (if Intel GPU)** | W+ |
|
||||
| **Display (discrete GPU, SeaBIOS payload only)** | W* |
|
||||
| **Display (discrete CPU, SeaBIOS payload only)** | W* |
|
||||
| **Audio** | W+ |
|
||||
| **RAM Init** | W+ |
|
||||
|
||||
|
@ -54,14 +52,8 @@ P*: Partially works with vendor firmware
|
|||
| **SeaBIOS** | Works |
|
||||
| **SeaBIOS with GRUB** | Works |
|
||||
</div>
|
||||
|
||||
Open source BIOS/UEFI firmware
|
||||
------------------------------
|
||||
|
||||
This document will teach you how to install Libreboot, on your
|
||||
Dell Precision T1650 desktop motherboard.
|
||||
Libreboot is a [Free Software](https://writefreesoftware.org/learn) project
|
||||
that replaces proprietary BIOS/UEFI firmware.
|
||||
Introduction
|
||||
============
|
||||
|
||||
**Unavailable in Libreboot 20230625 or earlier. You must [compile from
|
||||
source](../build/), or use at least Libreboot 20231021.**
|
||||
|
@ -73,19 +65,18 @@ This is similar code-wise to [Dell
|
|||
OptiPlex 9010](https://doc.coreboot.org/mainboard/dell/optiplex_9010.html)
|
||||
which coreboot supports.
|
||||
|
||||
### Build ROM image from source
|
||||
Build ROM image from source
|
||||
---------------------------
|
||||
|
||||
The build target, when building from source, is thus:
|
||||
|
||||
./mk -b coreboot t1650_12mb
|
||||
./build roms t1650_12mb
|
||||
|
||||
Alternatively, you can use release images, but please ensure that you've
|
||||
inserted vendor files prior to flashing; see notes.
|
||||
Installation
|
||||
============
|
||||
|
||||
Install Libreboot
|
||||
-----------------
|
||||
|
||||
### Insert vendor files
|
||||
Insert binary files
|
||||
-------------------
|
||||
|
||||
If you're using a release ROM, please ensure that you've inserted extra firmware
|
||||
required refer to the [guide](../install/ivy_has_common.md) for that. (failure
|
||||
|
@ -95,13 +86,15 @@ Libreboot's build system automatically downloads and processes these files if
|
|||
you build Libreboot from source, but the same logic that it uses must be re-run
|
||||
if you're using a release image.
|
||||
|
||||
### Set MAC address
|
||||
Set MAC address
|
||||
---------------
|
||||
|
||||
This platform uses an Intel Flash Descriptor, and defines an Intel GbE NVM
|
||||
region. As such, release/build ROMs will contain the same MAC address. To
|
||||
change the MAC address, please read [nvmutil documentation](../install/nvmutil.md).
|
||||
|
||||
### WARNING about CPU/GPU compatibility
|
||||
WARNING about CPU/GPU compatibility
|
||||
-------------------------------
|
||||
|
||||
At the time of testing this board, I didn't have a CPU with graphics built in,
|
||||
so I could only use discrete graphics on the PCI-E slot (in my case, Nvidia
|
||||
|
@ -134,27 +127,14 @@ way (SeaBIOS first) because Libreboot's configuration does not tell *coreboot*
|
|||
to execute VGA Option ROMs, and it's important that we try to prevent bricks
|
||||
whenever possible.
|
||||
|
||||
### Flash a ROM image (software)
|
||||
Flash a ROM image (software)
|
||||
-----------------
|
||||
|
||||
If you're already running Libreboot, and you don't have flash protection
|
||||
turned on, [internal flashing](../install/) is possible.
|
||||
|
||||
Internal flashing is *also* possible from the factory BIOS, if you set the
|
||||
service mode jumper. This shorts `HDA_SDO` (Soft Descriptor Override), which
|
||||
disables the ME after early bringup and disables IFD-based flash protections.
|
||||
|
||||
Observe, below the PCI slots:
|
||||
|
||||
<img tabindex=1 style="max-width:35%;" src="https://av.libreboot.org/t1650/t1650_motherboard.jpg" /><span class="f"><img src="https://av.libreboot.org/t1650/t1650_motherboard.jpg" /></span>
|
||||
|
||||
Here is a close-up:
|
||||
|
||||
<img tabindex=1 style="max-width:35%;" src="https://av.libreboot.org/t1650/t1650_service_mode.jpg" /><span class="f"><img src="https://av.libreboot.org/t1650/t1650_service_mode.jpg" /></span>
|
||||
|
||||
Simply short those pins, on the header, using a jumper. When you do this, all
|
||||
flash protections will be disabled.
|
||||
|
||||
### Flash a ROM image (hardware)
|
||||
Flash a ROM image (hardware)
|
||||
-----------------
|
||||
|
||||
**REMOVE all power sources and connectors from the machine, before doing this.
|
||||
This is to prevent short circuiting and power surges while flashing.**
|
||||
|
@ -203,4 +183,4 @@ flashing instructions [in Chinese](../install/spi.zh-cn.md):
|
|||
Other aspects of the machine are not much to write home about. It's a standard
|
||||
desktop PC form factor, and you can just run whatever you want on it.
|
||||
|
||||
Enjoy your Libreboot machine!
|
||||
Enjoy!
|
104
site/docs/hardware/t400.md
Normal file
104
site/docs/hardware/t400.md
Normal file
|
@ -0,0 +1,104 @@
|
|||
---
|
||||
title: ThinkPad T400
|
||||
x-toc-enable: true
|
||||
...
|
||||
|
||||
<div class="specs">
|
||||
<center>
|
||||
<img tabindex=1 alt="ThinkPad T400" class="p" src="https://av.libreboot.org/t400/boot1.jpg" /><span class="f"><img src="https://av.libreboot.org/t400/boot1.jpg" /></span>
|
||||
</center>
|
||||
|
||||
| ***Specifications*** | |
|
||||
|----------------------------|------------------------------------------------|
|
||||
| **Manufacturer** | Lenovo |
|
||||
| **Name** | ThinkPad T400 |
|
||||
| **Released** | 2009 |
|
||||
| **Chipset** | Intel Cantiga GM45 |
|
||||
| **CPU** | Intel Core 2 Duo (Penryn family). A Quad-core
|
||||
mod exists, replacing the Core 2 Duo with a Core Quad |
|
||||
| **Graphics** | Intel GMA 4500MHD (and ATI Mobility Radeon HD
|
||||
3650 on some models) |
|
||||
| **Display** | 1280x800/1440x900 TFT |
|
||||
| **Memory** | 2 or 4GB (Upgradable to 8GB) |
|
||||
| **Architecture** | x86_64 |
|
||||
| **EC** | Proprietary |
|
||||
| **Original boot firmware** | LenovoBIOS |
|
||||
| **Intel ME/AMD PSP** | Present. Can be completly disabled. |
|
||||
| **Flash chip** | SOIC-8/SOIC-16/WSON-8 4MiB/8MiB (Upgradable
|
||||
to 16MiB) |
|
||||
```
|
||||
W+: Works without blobs;
|
||||
N: Doesn't work;
|
||||
W*: Works with blobs;
|
||||
U: Untested;
|
||||
P+: Partially works;
|
||||
P*: Partially works with blobs
|
||||
```
|
||||
|
||||
| ***Features*** | |
|
||||
|----------------|---------------------------------------|
|
||||
| **Internal flashing with original boot firmware** | N |
|
||||
| **Display** | W+ |
|
||||
| **Audio** | W+ |
|
||||
| **RAM Init** | W+ |
|
||||
| **External output** | W+ |
|
||||
| **Display brightness** | P+ |
|
||||
|
||||
| ***Payloads supported*** | |
|
||||
|---------------------------|-----------|
|
||||
| **GRUB** | Works |
|
||||
| **SeaBIOS** | Works |
|
||||
| **SeaBIOS with GRUB** | Works |
|
||||
</div>
|
||||
Dell Latitude E6400
|
||||
===================
|
||||
|
||||
**If you haven't bought an T400 yet: the [Dell Latitude
|
||||
E6400](../../news/e6400.md) is much easier to flash; no disassembly required,
|
||||
it can be flashed entirely in software from Dell BIOS to Libreboot. It is the
|
||||
same hardware generation (GM45), with same CPUs, video processor, etc.**
|
||||
|
||||
Introduction
|
||||
============
|
||||
|
||||
It is believed that all or most laptops of the model T400 are compatible. See notes
|
||||
about [CPU
|
||||
compatibility](../install/t400_external.html#cpu_compatibility) for
|
||||
potential incompatibilities.
|
||||
|
||||
There are two possible flash chip sizes for the T400: 4MiB (32Mbit) or
|
||||
8MiB (64Mbit). This can be identified by the type of flash chip below
|
||||
the palmrest: 4MiB is SOIC-8, 8MiB is SOIC-16.
|
||||
|
||||
*The T400 laptops come with the ME (and sometimes AMT in addition)
|
||||
before flashing libreboot. libreboot disables and removes it by using a
|
||||
modified descriptor: see [../install/ich9utils.md](../install/ich9utils.md)*
|
||||
(contains notes, plus instructions)
|
||||
|
||||
Flashing instructions can be found at
|
||||
[../install/\#flashprog](../install/#flashprog)
|
||||
|
||||
NOTE: Libreboot standardises on [flashprog](https://flashprog.org/wiki/Flashprog)
|
||||
now, as of 27 January 2024, which is a fork of flashrom.
|
||||
|
||||
EC update {#ecupdate}
|
||||
=========
|
||||
|
||||
It is recommended that you update to the latest EC firmware version. The
|
||||
[EC firmware](../../faq.md#ec-embedded-controller-firmware) is separate from
|
||||
libreboot, so we don't actually provide that, but if you still have
|
||||
Lenovo BIOS then you can just run the Lenovo BIOS update utility, which
|
||||
will update both the BIOS and EC version. See:
|
||||
|
||||
- [../install/#flashprog](../install/#flashprog)
|
||||
- <http://www.thinkwiki.org/wiki/BIOS_update_without_optical_disk>
|
||||
|
||||
NOTE: this can only be done when you are using Lenovo BIOS. How to
|
||||
update the EC firmware while running libreboot is unknown. libreboot
|
||||
only replaces the BIOS firmware, not EC.
|
||||
|
||||
Updated EC firmware has several advantages e.g. bettery battery
|
||||
handling.
|
||||
|
||||
The T400 is almost identical to the X200, code-wise. See
|
||||
[x200.md](x200.md).
|
106
site/docs/hardware/t500.md
Normal file
106
site/docs/hardware/t500.md
Normal file
|
@ -0,0 +1,106 @@
|
|||
---
|
||||
title: ThinkPad T500
|
||||
x-toc-enable: true
|
||||
...
|
||||
|
||||
<div class="specs">
|
||||
<center>
|
||||
<img tabindex=1 alt="ThinkPad T500" class="p" src="https://av.libreboot.org/t500/0062.jpg" /><span class="f"><img src="https://av.libreboot.org/t500/0062.jpg" /></span>
|
||||
</center>
|
||||
|
||||
| ***Specifications*** | |
|
||||
|----------------------------|------------------------------------------------|
|
||||
| **Manufacturer** | Lenovo |
|
||||
| **Name** | ThinkPad T500 |
|
||||
| **Released** | 2009 |
|
||||
| **Chipset** | Intel Cantiga GM45 |
|
||||
| **CPU** | Intel Core 2 Duo (Penryn family). A Quad-core
|
||||
mod exists, replacing the Core 2 Duo with a Core Quad |
|
||||
| **Graphics** | Intel GMA 4500MHD (and ATI Mobility Radeon HD
|
||||
3650 on some models) |
|
||||
| **Display** | 1280x800/1680x1050/1920x1200 TFT |
|
||||
| **Memory** | 2 or 4GB (Upgradable to 8GB) |
|
||||
| **Architecture** | x86_64 |
|
||||
| **EC** | Proprietary |
|
||||
| **Original boot firmware** | LenovoBIOS |
|
||||
| **Intel ME/AMD PSP** | Present. Can be completly disabled. |
|
||||
| **Flash chip** | SOIC-8/SOIC-16/WSON-8 4MiB/8MiB (Upgradable
|
||||
to 16MiB) |
|
||||
```
|
||||
W+: Works without blobs;
|
||||
N: Doesn't work;
|
||||
W*: Works with blobs;
|
||||
U: Untested;
|
||||
P+: Partially works;
|
||||
P*: Partially works with blobs
|
||||
```
|
||||
|
||||
| ***Features*** | |
|
||||
|----------------|---------------------------------------|
|
||||
| **Internal flashing with original boot firmware** | N |
|
||||
| **Display** | W+ |
|
||||
| **Audio** | W+ |
|
||||
| **RAM Init** | W+ |
|
||||
| **External output** | W+ |
|
||||
| **Display brightness** | P+ |
|
||||
|
||||
| ***Payloads supported*** | |
|
||||
|---------------------------|-----------|
|
||||
| **GRUB** | Works |
|
||||
| **SeaBIOS** | Works |
|
||||
| **SeaBIOS with GRUB** | Works |
|
||||
</div>
|
||||
Dell Latitude E6400
|
||||
===================
|
||||
|
||||
**If you haven't bought an T500 yet: the [Dell Latitude
|
||||
E6400](../../news/e6400.md) is much easier to flash; no disassembly required,
|
||||
it can be flashed entirely in software from Dell BIOS to Libreboot. It is the
|
||||
same hardware generation (GM45), with same CPUs, video processor, etc.**
|
||||
|
||||
Introduction
|
||||
============
|
||||
|
||||
It is believed that all or most T500 laptops are compatible. See notes
|
||||
about [CPU
|
||||
compatibility](../install/t500_external.html#cpu_compatibility) for
|
||||
potential incompatibilities.
|
||||
|
||||
W500 is also compatible, and mostly the same design as T500.
|
||||
|
||||
There are two possible flash chip sizes for the T500: 4MiB (32Mbit) or
|
||||
8MiB (64Mbit). This can be identified by the type of flash chip below
|
||||
the palmrest: 4MiB is SOIC-8, 8MiB is SOIC-16.
|
||||
|
||||
*The T500 laptops come with the ME (and sometimes AMT in addition)
|
||||
before flashing libreboot. libreboot disables and removes it by using a
|
||||
modified descriptor: see [../install/ich9utils.md](../install/ich9utils.md)*
|
||||
(contains notes, plus instructions)
|
||||
|
||||
Flashing instructions can be found at
|
||||
[../install/\#flashprog](../install/#flashprog)
|
||||
|
||||
NOTE: Libreboot standardises on [flashprog](https://flashprog.org/wiki/Flashprog)
|
||||
now, as of 27 January 2024, which is a fork of flashrom.
|
||||
|
||||
EC update {#ecupdate}
|
||||
=========
|
||||
|
||||
It is recommended that you update to the latest EC firmware version. The
|
||||
[EC firmware](../../faq.md#ec-embedded-controller-firmware) is separate from
|
||||
libreboot, so we don't actually provide that, but if you still have
|
||||
Lenovo BIOS then you can just run the Lenovo BIOS update utility, which
|
||||
will update both the BIOS and EC version. See:
|
||||
|
||||
- [../install/#flashprog](../install/#flashprog)
|
||||
- <http://www.thinkwiki.org/wiki/BIOS_update_without_optical_disk>
|
||||
|
||||
NOTE: this can only be done when you are using Lenovo BIOS. How to
|
||||
update the EC firmware while running libreboot is unknown. libreboot
|
||||
only replaces the BIOS firmware, not EC.
|
||||
|
||||
Updated EC firmware has several advantages e.g. bettery battery
|
||||
handling.
|
||||
|
||||
The T500 is almost identical to the X200, code-wise. See
|
||||
[x200.md](x200.md).
|
3871
site/docs/hardware/text/kfsn4-dre/bootlog.txt
Normal file
3871
site/docs/hardware/text/kfsn4-dre/bootlog.txt
Normal file
File diff suppressed because it is too large
Load diff
196
site/docs/hardware/text/x200s/cblog00.txt
Normal file
196
site/docs/hardware/text/x200s/cblog00.txt
Normal file
|
@ -0,0 +1,196 @@
|
|||
USB
|
||||
|
||||
|
||||
coreboot-4.0-7318-g129462d Mon Dec 8 22:08:18 GMT 2014 starting...
|
||||
running main(bist = 0)
|
||||
WARNING: Ignoring S4-assertion-width violation.
|
||||
Stepping B3
|
||||
2 CPU cores
|
||||
AMT enabled
|
||||
capable of DDR2 of 800 MHz or lower
|
||||
VT-d enabled
|
||||
GMCH: GS45, using low power mode by default
|
||||
TXT enabled
|
||||
Render frequency: 533 MHz
|
||||
IGD enabled
|
||||
PCIe-to-GMCH enabled
|
||||
GMCH supports DDR3 with 1067 MT or less
|
||||
GMCH supports FSB with up to 1067 MHz
|
||||
SMBus controller enabled.
|
||||
0:50:b
|
||||
2:51:b
|
||||
DDR mask 5, DDR 3
|
||||
Bank 0 populated:
|
||||
Raw card type: F
|
||||
Row addr bits: 14
|
||||
Col addr bits: 10
|
||||
byte width: 1
|
||||
page size: 1024
|
||||
banks: 8
|
||||
ranks: 2
|
||||
tAAmin: 105
|
||||
tCKmin: 15
|
||||
Max clock: 533 MHz
|
||||
CAS: 0x01c0
|
||||
Bank 1 populated:
|
||||
Raw card type: B
|
||||
Row addr bits: 15
|
||||
Col addr bits: 10
|
||||
byte width: 1
|
||||
page size: 1024
|
||||
banks: 8
|
||||
ranks: 1
|
||||
tAAmin: 105
|
||||
tCKmin: 12
|
||||
Max clock: 666 MHz
|
||||
CAS: 0x07e0
|
||||
Trying CAS 7, tCK 15.
|
||||
Found compatible clock / CAS pair: 533 / 7.
|
||||
Timing values:
|
||||
tCLK: 15
|
||||
tRAS: 20
|
||||
tRP: 7
|
||||
tRCD: 7
|
||||
tRFC: 104
|
||||
tWR: 8
|
||||
tRD: 11
|
||||
tRRD: 4
|
||||
tFAW: 20
|
||||
tWL: 6
|
||||
Changing memory frequency: old 3, new 6.
|
||||
Setting IGD memory frequencies for VCO #1.
|
||||
SFF platform unsupported in RCOMP initialization.
|
||||
USB
|
||||
|
||||
|
||||
coreboot-4.0-7318-g129462d Mon Dec 8 22:08:18 GMT 2014 starting...
|
||||
running main(bist = 0)
|
||||
Interrupted RAM init, reset required.
|
||||
USB
|
||||
|
||||
|
||||
coreboot-4.0-7318-g129462d Mon Dec 8 22:08:18 GMT 2014 starting...
|
||||
running main(bist = 0)
|
||||
Stepping B3
|
||||
2 CPU cores
|
||||
AMT enabled
|
||||
capable of DDR2 of 800 MHz or lower
|
||||
VT-d enabled
|
||||
GMCH: GS45, using low power mode by default
|
||||
TXT enabled
|
||||
Render frequency: 533 MHz
|
||||
IGD enabled
|
||||
PCIe-to-GMCH enabled
|
||||
GMCH supports DDR3 with 1067 MT or less
|
||||
GMCH supports FSB with up to 1067 MHz
|
||||
SMBus controller enabled.
|
||||
0:50:b
|
||||
2:51:b
|
||||
DDR mask 5, DDR 3
|
||||
Bank 0 populated:
|
||||
Raw card type: F
|
||||
Row addr bits: 14
|
||||
Col addr bits: 10
|
||||
byte width: 1
|
||||
page size: 1024
|
||||
banks: 8
|
||||
ranks: 2
|
||||
tAAmin: 105
|
||||
tCKmin: 15
|
||||
Max clock: 533 MHz
|
||||
CAS: 0x01c0
|
||||
Bank 1 populated:
|
||||
Raw card type: B
|
||||
Row addr bits: 15
|
||||
Col addr bits: 10
|
||||
byte width: 1
|
||||
page size: 1024
|
||||
banks: 8
|
||||
ranks: 1
|
||||
tAAmin: 105
|
||||
tCKmin: 12
|
||||
Max clock: 666 MHz
|
||||
CAS: 0x07e0
|
||||
Trying CAS 7, tCK 15.
|
||||
Found compatible clock / CAS pair: 533 / 7.
|
||||
Timing values:
|
||||
tCLK: 15
|
||||
tRAS: 20
|
||||
tRP: 7
|
||||
tRCD: 7
|
||||
tRFC: 104
|
||||
tWR: 8
|
||||
tRD: 11
|
||||
tRRD: 4
|
||||
tFAW: 20
|
||||
tWL: 6
|
||||
Changing memory frequency: old 3, new 6.
|
||||
Setting IGD memory frequencies for VCO #1.
|
||||
SFF platform unsupported in RCOMP initialization.
|
||||
USB
|
||||
|
||||
|
||||
coreboot-4.0-7318-g129462d Mon Dec 8 22:08:18 GMT 2014 starting...
|
||||
running main(bist = 0)
|
||||
Interrupted RAM init, reset required.
|
||||
USB
|
||||
|
||||
|
||||
coreboot-4.0-7318-g129462d Mon Dec 8 22:08:18 GMT 2014 starting...
|
||||
running main(bist = 0)
|
||||
Stepping B3
|
||||
2 CPU cores
|
||||
AMT enabled
|
||||
capable of DDR2 of 800 MHz or lower
|
||||
VT-d enabled
|
||||
GMCH: GS45, using low power mode by default
|
||||
TXT enabled
|
||||
Render frequency: 533 MHz
|
||||
IGD enabled
|
||||
PCIe-to-GMCH enabled
|
||||
GMCH supports DDR3 with 1067 MT or less
|
||||
GMCH supports FSB with up to 1067 MHz
|
||||
SMBus controller enabled.
|
||||
0:50:b
|
||||
2:51:b
|
||||
DDR mask 5, DDR 3
|
||||
Bank 0 populated:
|
||||
Raw card type: F
|
||||
Row addr bits: 14
|
||||
Col addr bits: 10
|
||||
byte width: 1
|
||||
page size: 1024
|
||||
banks: 8
|
||||
ranks: 2
|
||||
tAAmin: 105
|
||||
tCKmin: 15
|
||||
Max clock: 533 MHz
|
||||
CAS: 0x01c0
|
||||
Bank 1 populated:
|
||||
Raw card type: B
|
||||
Row addr bits: 15
|
||||
Col addr bits: 10
|
||||
byte width: 1
|
||||
page size: 1024
|
||||
banks: 8
|
||||
ranks: 1
|
||||
tAAmin: 105
|
||||
tCKmin: 12
|
||||
Max clock: 666 MHz
|
||||
CAS: 0x07e0
|
||||
Trying CAS 7, tCK 15.
|
||||
Found compatible clock / CAS pair: 533 / 7.
|
||||
Timing values:
|
||||
tCLK: 15
|
||||
tRAS: 20
|
||||
tRP: 7
|
||||
tRCD: 7
|
||||
tRFC: 104
|
||||
tWR: 8
|
||||
tRD: 11
|
||||
tRRD: 4
|
||||
tFAW: 20
|
||||
tWL: 6
|
||||
Changing memory frequency: old 3, new 6.
|
||||
Setting IGD memory frequencies for VCO #1.
|
||||
SFF platform unsupported in RCOMP initialization.
|
1569
site/docs/hardware/text/x200s/cblog01.txt
Normal file
1569
site/docs/hardware/text/x200s/cblog01.txt
Normal file
File diff suppressed because it is too large
Load diff
77
site/docs/hardware/text/x200s/cblog02.txt
Normal file
77
site/docs/hardware/text/x200s/cblog02.txt
Normal file
|
@ -0,0 +1,77 @@
|
|||
USB
|
||||
|
||||
|
||||
coreboot-4.0-7551-ge420139-dirty Wed Dec 10 16:34:05 GMT 2014 starting...
|
||||
running main(bist = 0)
|
||||
WARNING: Ignoring S4-assertion-width violation.
|
||||
Stepping B3
|
||||
2 CPU cores
|
||||
AMT enabled
|
||||
capable of DDR2 of 800 MHz or lower
|
||||
VT-d enabled
|
||||
GMCH: GS45, using high performance mode by default
|
||||
TXT enabled
|
||||
Render frequency: 533 MHz
|
||||
IGD enabled
|
||||
PCIe-to-GMCH enabled
|
||||
GMCH supports DDR3 with 1067 MT or less
|
||||
GMCH supports FSB with up to 1067 MHz
|
||||
SMBus controller enabled.
|
||||
0:50:b
|
||||
2:51:b
|
||||
DDR mask 5, DDR 3
|
||||
Bank 0 populated:
|
||||
Raw card type: F
|
||||
Row addr bits: 14
|
||||
Col addr bits: 10
|
||||
byte width: 1
|
||||
page size: 1024
|
||||
banks: 8
|
||||
ranks: 2
|
||||
tAAmin: 105
|
||||
tCKmin: 15
|
||||
Max clock: 533 MHz
|
||||
CAS: 0x01c0
|
||||
Bank 1 populated:
|
||||
Raw card type: B
|
||||
Row addr bits: 15
|
||||
Col addr bits: 10
|
||||
byte width: 1
|
||||
page size: 1024
|
||||
banks: 8
|
||||
ranks: 1
|
||||
tAAmin: 105
|
||||
tCKmin: 12
|
||||
Max clock: 666 MHz
|
||||
CAS: 0x07e0
|
||||
Trying CAS 7, tCK 15.
|
||||
Found compatible clock / CAS pair: 533 / 7.
|
||||
Timing values:
|
||||
tCLK: 15
|
||||
tRAS: 20
|
||||
tRP: 7
|
||||
tRCD: 7
|
||||
tRFC: 104
|
||||
tWR: 8
|
||||
tRD: 11
|
||||
tRRD: 4
|
||||
tFAW: 20
|
||||
tWL: 6
|
||||
Changing memory frequency: old 3, new 6.
|
||||
Setting IGD memory frequencies for VCO #1.
|
||||
Memory configured in dual-channel assymetric mode.
|
||||
Memory map:
|
||||
TOM = 384MB
|
||||
TOLUD = 384MB
|
||||
TOUUD = 384MB
|
||||
REMAP: base = 65535MB
|
||||
limit = 0MB
|
||||
usedMEsize: 0MB
|
||||
Performing Jedec initialization at address 0x00000000.
|
||||
Performing Jedec initialization at address 0x08000000.
|
||||
Performing Jedec initialization at address 0x10000000.
|
||||
Final timings for group 0 on channel 0: 6.1.0.3.2
|
||||
Final timings for group 1 on channel 0: 6.0.2.6.3
|
||||
Final timings for group 2 on channel 0: 6.1.2.0.1
|
||||
Final timings for group 3 on channel 0: 6.1.0.7.3
|
||||
Timing under-/overflow during receive-enable calibration.
|
158
site/docs/hardware/text/x200s/cblog03.txt
Normal file
158
site/docs/hardware/text/x200s/cblog03.txt
Normal file
|
@ -0,0 +1,158 @@
|
|||
USB
|
||||
|
||||
|
||||
coreboot-4.0-7551-ge420139-dirty Wed Dec 10 16:34:05 GMT 2014 starting...
|
||||
running main(bist = 0)
|
||||
WARNING: Ignoring S4-assertion-width violation.
|
||||
Stepping B3
|
||||
2 CPU cores
|
||||
AMT enabled
|
||||
capable of DDR2 of 800 MHz or lower
|
||||
VT-d enabled
|
||||
GMCH: GS45, using high performance mode by default
|
||||
TXT enabled
|
||||
Render frequency: 533 MHz
|
||||
IGD enabled
|
||||
PCIe-to-GMCH enabled
|
||||
GMCH supports DDR3 with 1067 MT or less
|
||||
GMCH supports FSB with up to 1067 MHz
|
||||
SMBus controller enabled.
|
||||
0:50:ff
|
||||
2:51:b
|
||||
DDR mask 4, DDR 3
|
||||
Bank 1 populated:
|
||||
Raw card type: B
|
||||
Row addr bits: 15
|
||||
Col addr bits: 10
|
||||
byte width: 1
|
||||
page size: 1024
|
||||
banks: 8
|
||||
ranks: 1
|
||||
tAAmin: 105
|
||||
tCKmin: 12
|
||||
Max clock: 666 MHz
|
||||
CAS: 0x07e0
|
||||
DIMMs support 666 MHz, but chipset only runs at up to 533. Limiting...
|
||||
Trying CAS 7, tCK 15.
|
||||
Found compatible clock / CAS pair: 533 / 7.
|
||||
Timing values:
|
||||
tCLK: 15
|
||||
tRAS: 20
|
||||
tRP: 7
|
||||
tRCD: 7
|
||||
tRFC: 104
|
||||
tWR: 8
|
||||
tRD: 11
|
||||
tRRD: 4
|
||||
tFAW: 20
|
||||
tWL: 6
|
||||
Changing memory frequency: old 3, new 6.
|
||||
Setting IGD memory frequencies for VCO #1.
|
||||
Memory configured in single-channel mode.
|
||||
Memory map:
|
||||
TOM = 128MB
|
||||
TOLUD = 128MB
|
||||
TOUUD = 128MB
|
||||
REMAP: base = 65535MB
|
||||
limit = 0MB
|
||||
usedMEsize: 0MB
|
||||
Performing Jedec initialization at address 0x00000000.
|
||||
Final timings for group 0 on channel 1: 6.0.2.6.4
|
||||
Final timings for group 1 on channel 1: 6.0.2.6.4
|
||||
Final timings for group 2 on channel 1: 6.0.2.8.3
|
||||
Final timings for group 3 on channel 1: 6.0.2.8.6
|
||||
Lower bound for byte lane 0 on channel 1: 0.0
|
||||
Upper bound for byte lane 0 on channel 1: 10.4
|
||||
Final timings for byte lane 0 on channel 1: 5.2
|
||||
Lower bound for byte lane 1 on channel 1: 0.0
|
||||
Upper bound for byte lane 1 on channel 1: 11.2
|
||||
Final timings for byte lane 1 on channel 1: 5.5
|
||||
Lower bound for byte lane 2 on channel 1: 0.0
|
||||
Upper bound for byte lane 2 on channel 1: 10.5
|
||||
Final timings for byte lane 2 on channel 1: 5.2
|
||||
Lower bound for byte lane 3 on channel 1: 0.0
|
||||
Upper bound for byte lane 3 on channel 1: 9.7
|
||||
Final timings for byte lane 3 on channel 1: 4.7
|
||||
Timing overflow during read training.
|
||||
Read training failure: lower bound.
|
||||
USB
|
||||
|
||||
|
||||
coreboot-4.0-7551-ge420139-dirty Wed Dec 10 16:34:05 GMT 2014 starting...
|
||||
running main(bist = 0)
|
||||
Interrupted RAM init, reset required.
|
||||
USB
|
||||
|
||||
|
||||
coreboot-4.0-7551-ge420139-dirty Wed Dec 10 16:34:05 GMT 2014 starting...
|
||||
running main(bist = 0)
|
||||
Stepping B3
|
||||
2 CPU cores
|
||||
AMT enabled
|
||||
capable of DDR2 of 800 MHz or lower
|
||||
VT-d enabled
|
||||
GMCH: GS45, using high performance mode by default
|
||||
TXT enabled
|
||||
Render frequency: 533 MHz
|
||||
IGD enabled
|
||||
PCIe-to-GMCH enabled
|
||||
GMCH supports DDR3 with 1067 MT or less
|
||||
GMCH supports FSB with up to 1067 MHz
|
||||
SMBus controller enabled.
|
||||
0:50:ff
|
||||
2:51:b
|
||||
DDR mask 4, DDR 3
|
||||
Bank 1 populated:
|
||||
Raw card type: B
|
||||
Row addr bits: 15
|
||||
Col addr bits: 10
|
||||
byte width: 1
|
||||
page size: 1024
|
||||
banks: 8
|
||||
ranks: 1
|
||||
tAAmin: 105
|
||||
tCKmin: 12
|
||||
Max clock: 666 MHz
|
||||
CAS: 0x07e0
|
||||
DIMMs support 666 MHz, but chipset only runs at up to 533. Limiting...
|
||||
Trying CAS 7, tCK 15.
|
||||
Found compatible clock / CAS pair: 533 / 7.
|
||||
Timing values:
|
||||
tCLK: 15
|
||||
tRAS: 20
|
||||
tRP: 7
|
||||
tRCD: 7
|
||||
tRFC: 104
|
||||
tWR: 8
|
||||
tRD: 11
|
||||
tRRD: 4
|
||||
tFAW: 20
|
||||
tWL: 6
|
||||
Setting IGD memory frequencies for VCO #1.
|
||||
Memory configured in single-channel mode.
|
||||
Memory map:
|
||||
TOM = 128MB
|
||||
TOLUD = 128MB
|
||||
TOUUD = 128MB
|
||||
REMAP: base = 65535MB
|
||||
limit = 0MB
|
||||
usedMEsize: 0MB
|
||||
Performing Jedec initialization at address 0x00000000.
|
||||
Final timings for group 0 on channel 1: 6.0.2.7.6
|
||||
Final timings for group 1 on channel 1: 6.0.2.6.6
|
||||
Final timings for group 2 on channel 1: 6.0.2.8.7
|
||||
Final timings for group 3 on channel 1: 6.1.0.2.5
|
||||
Lower bound for byte lane 0 on channel 1: 0.0
|
||||
Upper bound for byte lane 0 on channel 1: 10.3
|
||||
Final timings for byte lane 0 on channel 1: 5.1
|
||||
Lower bound for byte lane 1 on channel 1: 0.0
|
||||
Upper bound for byte lane 1 on channel 1: 11.3
|
||||
Final timings for byte lane 1 on channel 1: 5.5
|
||||
Lower bound for byte lane 2 on channel 1: 0.0
|
||||
Upper bound for byte lane 2 on channel 1: 10.5
|
||||
Final timings for byte lane 2 on channel 1: 5.2
|
||||
Lower bound for byte lane 3 on channel 1: 0.0
|
||||
Upper bound for byte lane 3 on channel 1: 9.6
|
||||
Final timings for byte lane 3 on channel 1: 4.7
|
||||
Timing overflow during read training.
|
||||
Read training failure: lower bound.
|
|
@ -1,5 +1,5 @@
|
|||
---
|
||||
title: Install Libreboot on Lenovo ThinkPad X200 / X200s / X200 Tablet
|
||||
title: ThinkPad X200
|
||||
x-toc-enable: true
|
||||
...
|
||||
|
||||
|
@ -18,19 +18,19 @@ x-toc-enable: true
|
|||
| **Graphics** | Intel GMA X4500MHD |
|
||||
| **Display** | 1280x800/1440x900 TFT |
|
||||
| **Memory** | 1,2,3 or 4GB (Upgradable to 8GB, unofficially) |
|
||||
| **Architecture** | x86\_64 |
|
||||
| **Architecture** | x86_64 |
|
||||
| **EC** | Proprietary |
|
||||
| **Original boot firmware** | LenovoBIOS |
|
||||
| **Intel ME/AMD PSP** | Present. Can be completly disabled. |
|
||||
| **Flash chip** | SOIC-8/SOIC-16/WSON-8 4MiB/8MiB (Upgradable
|
||||
to 16MiB) |
|
||||
```
|
||||
W+: Works without vendor firmware;
|
||||
W+: Works without blobs;
|
||||
N: Doesn't work;
|
||||
W*: Works with vendor firmware;
|
||||
W*: Works with blobs;
|
||||
U: Untested;
|
||||
P+: Partially works;
|
||||
P*: Partially works with vendor firmware
|
||||
P*: Partially works with blobs
|
||||
```
|
||||
|
||||
| ***Features*** | |
|
||||
|
@ -48,14 +48,16 @@ P*: Partially works with vendor firmware
|
|||
| **SeaBIOS** | Works |
|
||||
| **SeaBIOS with GRUB** | Works |
|
||||
</div>
|
||||
Dell Latitude E6400
|
||||
===================
|
||||
|
||||
Open source BIOS/UEFI firmware
|
||||
-------------------------
|
||||
**If you haven't bought an X200 yet: the [Dell Latitude
|
||||
E6400](../../news/e6400.md) is much easier to flash; no disassembly required,
|
||||
it can be flashed entirely in software from Dell BIOS to Libreboot. It is the
|
||||
same hardware generation (GM45), with same CPUs, video processor, etc.**
|
||||
|
||||
This document will teach you how to install Libreboot, on your
|
||||
Lenovo ThinkPad X200, X200s or X200 Tablet laptop motherboard.
|
||||
Libreboot is a [Free Software](https://writefreesoftware.org/learn) project
|
||||
that replaces proprietary BIOS/UEFI firmware.
|
||||
Introduction
|
||||
============
|
||||
|
||||
It is believed that all X200 laptops are compatible. X200S and X200
|
||||
Tablet will also work, [depending on the configuration](#x200s).
|
||||
|
@ -70,26 +72,17 @@ the palmrest: 4MiB is SOIC-8, 8MiB is SOIC-16.
|
|||
|
||||
*The X200 laptops come with the ME (and sometimes AMT in addition)
|
||||
before flashing libreboot. libreboot disables and removes it by using a
|
||||
modified descriptor.*
|
||||
modified descriptor: see [../install/ich9utils.md](../install/ich9utils.md)*
|
||||
(contains notes, plus instructions)
|
||||
|
||||
Flashing instructions can be found at
|
||||
[../install/\#flashprog](../install/#flashprog)
|
||||
|
||||
**NOTE: Libreboot standardises on [flashprog](https://flashprog.org/wiki/Flashprog)
|
||||
NOTE: Libreboot standardises on [flashprog](https://flashprog.org/wiki/Flashprog)
|
||||
now, as of 27 January 2024, which is a fork of flashrom.
|
||||
The reason why was explained, in
|
||||
the [Libreboot 20240225 release](../../news/libreboot20240225.md#flashprog-now-used-instead-of-flashrom)**
|
||||
|
||||
Dell Latitude E6400
|
||||
-------------------
|
||||
|
||||
**If you haven't bought an X200 yet: the [Dell Latitude
|
||||
E6400](../install/latitude.md) is much easier to flash; no disassembly required,
|
||||
it can be flashed entirely in software from Dell BIOS to Libreboot. It is the
|
||||
same hardware generation (GM45), with same CPUs, video processor, etc.**
|
||||
|
||||
EC update {#ecupdate}
|
||||
---------------------
|
||||
=========
|
||||
|
||||
It is recommended that you update to the latest EC firmware version. The
|
||||
[EC firmware](../../faq.md#ec-embedded-controller-firmware) is separate from
|
||||
|
@ -110,7 +103,7 @@ Updated EC firmware has several advantages e.g. better battery
|
|||
handling.
|
||||
|
||||
Battery Recall {#batteryrecall}
|
||||
------------------------------
|
||||
==============
|
||||
|
||||
[On 21 April 2015, Lenovo expanded a recall on Lenovo batteries found in some ThinkPad models, which includes the X200 and X200S.](https://pcsupport.lenovo.com/cr/en/solutions/hf004122)
|
||||
To find out if you are affected, use [this Lenovo tool.](https://lenovobattery2014.orderz.com/)
|
||||
|
@ -169,13 +162,14 @@ Sources:
|
|||
Mod](http://forum.thinkpads.com/viewtopic.php?p=660662#p660662)
|
||||
- [ThinkWiki.de - X200 Displayumbau](http://thinkwiki.de/X200_Displayumbau)
|
||||
|
||||
#### X200S
|
||||
### X200S
|
||||
|
||||
<http://forum.thinkpads.com/viewtopic.php?p=618928#p618928> explains that the
|
||||
X200S screens/assemblies are thinner. You need to replace the whole lid with
|
||||
one from a normal X200/X201.
|
||||
|
||||
### How to tell if it has an LED or CCFL? {#led_howtotell}
|
||||
How to tell if it has an LED or CCFL? {#led_howtotell}
|
||||
-------------------------------------
|
||||
|
||||
Some X200s have a CCFL backlight and some have an LED backlight, in their LCD
|
||||
panel. This also means that the inverters will vary, so you must be careful if
|
||||
|
@ -188,158 +182,14 @@ the following: *"This product contains Lithium Ion Battery, Lithium Battery and
|
|||
a lamp which contains mercury; dispose according to local, state or federal
|
||||
laws"* (one with an LED backlit panel will say something different).
|
||||
|
||||
Installation notes
|
||||
------------------
|
||||
Hardware register dumps {#regdumps}
|
||||
-----------------------
|
||||
|
||||
[External flashing](spi.md) required, if running Lenovo BIOS.
|
||||
The coreboot wiki
|
||||
[shows](http://www.coreboot.org/Motherboard_Porting_Guide) how to
|
||||
collect various logs useful in porting to new boards. Following are
|
||||
outputs from the X200:
|
||||
|
||||
This guide is for those who want libreboot on their ThinkPad X200 while
|
||||
they still have the original Lenovo BIOS present. This guide can also be
|
||||
followed (adapted) if you brick your X200, to know how to recover.
|
||||
- BIOS 3.15, EC 1.06
|
||||
- [hwdumps/x200/](hwdumps/x200/)
|
||||
|
||||
If you have the original Lenovo firmware running, you will need to take the
|
||||
keyboard and palmrest off so that you can access the flash chip, which is just
|
||||
underneath the palm rest. You will then connect an external SPI programmer, to
|
||||
re-flash the chip externally while it is powered off with the battery removed.
|
||||
|
||||
NOTE: This guide only applies to the regular X200. For X200S and X200 Tablet
|
||||
flashing, please read other guides available on libreboot.org.
|
||||
|
||||
### Flash chip size
|
||||
|
||||
Run this command on x200 to find out flash chip model and its size:
|
||||
|
||||
flashprog -p internal
|
||||
|
||||
### MAC address
|
||||
|
||||
Refer to [mac\_address.md](mac_address.md).
|
||||
|
||||
### The procedure
|
||||
|
||||
This section is for the X200. This does not apply to the X200S or X200
|
||||
Tablet (for those systems, you have to remove the motherboard
|
||||
completely, since the flash chip is on the other side of the board).
|
||||
|
||||
Remove these screws:\
|
||||

|
||||
|
||||
Gently push the keyboard towards the screen, then lift it off, and optionally
|
||||
disconnect it from the board:\
|
||||

|
||||

|
||||
|
||||
Disconnect the cable of the fingerpring reader, and then pull up the palm rest,
|
||||
lifting up the left and right side of it:\
|
||||

|
||||

|
||||
|
||||
This shows the location of the flash chip, for both SOIC-8 and SOIC-16:\
|
||||

|
||||

|
||||
|
||||
Lift back the tape that covers a part of the flash chip, and then
|
||||
connect the clip:\
|
||||

|
||||
|
||||
Now, you should be ready to install libreboot.
|
||||
|
||||
Refer to the [SPI programming instructions](spi.md).
|
||||
|
||||
When you're done, put the system back together. If it doesn't boot, try other
|
||||
RAM modules because raminit is very unreliable on this platform (in coreboot).
|
||||
|
||||
Memory
|
||||
------
|
||||
|
||||
In DDR3 machines with Cantiga (GM45/GS45/PM45), northbridge requires sticks
|
||||
that will work as PC3-8500 (faster PC3/PC3L sticks can work as PC3-8500).
|
||||
Non-matching pairs may not work. Single module (meaning, one of the slots
|
||||
will be empty) will currently only work in slot 0.
|
||||
|
||||
NOTE: according to users reports, non matching pairs (e.g. 1+2 GiB) might
|
||||
work in some cases.
|
||||
|
||||
Make sure that the RAM you buy is the 2Rx8 configuration when buying 4GiB sticks
|
||||
(In other words: maximum of 2GiB per rank, 2 ranks per card).
|
||||
|
||||
In this photo, 8GiB of RAM (2x4GiB) is installed:
|
||||
|
||||

|
||||
|
||||
Boot it!
|
||||
--------
|
||||
|
||||
You should see something like this:
|
||||
|
||||

|
||||
|
||||
Now [install Linux](../linux/).
|
||||
|
||||
Errata
|
||||
------
|
||||
|
||||
### X200S and X200 Tablet users: GPIO33 trick will not work.
|
||||
|
||||
sgsit found out about a pin called GPIO33, which can be grounded to
|
||||
disable the flashing protections by the descriptor and stop the ME from
|
||||
starting (which itself interferes with flashing attempts). The theory
|
||||
was proven correct; however, it is still useless in practise.
|
||||
|
||||
Look just above the 7 in TP37 (that's GPIO33):
|
||||
|
||||

|
||||
|
||||
By default we would see this in lenovobios, when trying flashprog -p
|
||||
internal -w rom.rom:
|
||||
|
||||
```
|
||||
FREG0: Warning: Flash Descriptor region (0x00000000-0x00000fff) is read-only.
|
||||
FREG2: Warning: Management Engine region (0x00001000-0x005f5fff) is locked.
|
||||
```
|
||||
|
||||
With GPIO33 grounded during boot, this disabled the flash protections as
|
||||
set by descriptor, and stopped the ME from starting. The output changed
|
||||
to:
|
||||
|
||||
```
|
||||
The Flash Descriptor Override Strap-Pin is set. Restrictions implied by
|
||||
the Master Section of the flash descriptor are NOT in effect. Please note
|
||||
that Protected Range (PR) restrictions still apply.
|
||||
```
|
||||
|
||||
The part in bold is what got us. This was still observed:
|
||||
|
||||
```
|
||||
PR0: Warning: 0x007e0000-0x01ffffff is read-only.
|
||||
PR4: Warning: 0x005f8000-0x005fffff is locked.
|
||||
```
|
||||
|
||||
It is actually possible to disable these protections. Lenovobios does,
|
||||
when updating the BIOS (proprietary one). One possible way to go about
|
||||
this would be to debug the BIOS update utility from Lenovo, to find out
|
||||
how it's disabling these protections. Some more research is available
|
||||
here:
|
||||
<http://www.coreboot.org/Board:lenovo/x200/internal_flashing_research>
|
||||
|
||||
Of course, it's likely that the Lenovo BIOS is checking for some bit in memory
|
||||
that tells it not to disable flashing, and then it won't set PRx registers. The
|
||||
way the Lenovo BIOS updater works is, it is executed in Windows first and then
|
||||
a reboot happens, triggering the re-flashing to happen during early boot. It is
|
||||
probably setting something in memory and loading the ROM, plus a payload program
|
||||
that does the flashing; Lenovo BIOS then probably sees that and runs that, instead
|
||||
of setting PRx and going for normal boot. It is theoretically possible that we
|
||||
could discover how this works, by debugging the Lenovo BIOS update utility (in
|
||||
Windows), and then replicate what it is doing, with some tool for Linux,
|
||||
then load a flashprog binary into memory and the ROM to flash (for the BIOS
|
||||
region). You would do this with GPIO33 grounded, and the payload program would
|
||||
actually flash the entire chip, with just a normal libreboot image.
|
||||
|
||||
It's possible. The above is likely the only way that the Lenovo BIOS updater
|
||||
program works. So if we discover precisely how to do that, then you could
|
||||
just connect some pogo pins to ground GPIO33, then boot up, run some software
|
||||
(which would have to be written) that does the above.
|
||||
|
||||
On a related note, libreboot has a utility that could help with
|
||||
investigating this:
|
||||
[ich9utils.md#demefactory](ich9utils.md#demefactory)
|
|
@ -1,5 +1,5 @@
|
|||
---
|
||||
title: Прошивка ThinkPad X200 вперше
|
||||
title: ThinkPad X200
|
||||
x-toc-enable: true
|
||||
...
|
||||
|
||||
|
@ -18,7 +18,7 @@ x-toc-enable: true
|
|||
| **Графіка** | Intel GMA X4500MHD |
|
||||
| **Дісплей** | 1280x800/1440x900 TFT |
|
||||
| **Пам'ять** | 1,2,3 or 4GB (оновлюється до 8GB, неофіційно) |
|
||||
| **Архітектура** | x86\_64 |
|
||||
| **Архітектура** | x86_64 |
|
||||
| **EC** | Пропрієтарний |
|
||||
| **Оригінальна прошивка** | LenovoBIOS |
|
||||
| **Intel ME/AMD PSP** | Наявний. Можна повністю вимкнути. |
|
||||
|
@ -50,7 +50,7 @@ P*: Частково працює з бінарними компонентами
|
|||
</div>
|
||||
|
||||
Вступ
|
||||
-----
|
||||
============
|
||||
|
||||
Вважається що всі ноутбуки X200 сумісні. X200S та X200
|
||||
Tablet також працюватимуть, [залежно від конфігурації](#x200s).
|
||||
|
@ -71,13 +71,11 @@ X200S та X201S; знову ж таки, це неперевірено. *Шви
|
|||
Інструкції з перепрошивки можна знайти за адресою
|
||||
[../install/\#flashprog](../install/#flashprog)
|
||||
|
||||
**NOTE: Libreboot standardises on [flashprog](https://flashprog.org/wiki/Flashprog)
|
||||
NOTE: Libreboot standardises on [flashprog](https://flashprog.org/wiki/Flashprog)
|
||||
now, as of 27 January 2024, which is a fork of flashrom.
|
||||
The reason why was explained, in
|
||||
the [Libreboot 20240225 release](../../news/libreboot20240225.md#flashprog-now-used-instead-of-flashrom)**
|
||||
|
||||
Оновлення EC {#ecupdate}
|
||||
------------------------
|
||||
=========
|
||||
|
||||
Рекомендується оновити мікропрограму EC до останньої версії.
|
||||
[Прошивка EC](../../faq.md#ec-embedded-controller-firmware) є окремою від
|
||||
|
@ -98,7 +96,7 @@ Lenovo BIOS, ви можете просто запустити утиліту о
|
|||
з акумулятором.
|
||||
|
||||
Відкликання батареї {#batteryrecall}
|
||||
------------------------------------
|
||||
==============
|
||||
|
||||
[21 квітня 2015 року, Lenovo розширила відкликання акумуляторів Lenovo, які були встановлені в деяких моделях Thinkpad, зокрема X200 та X200S.](https://pcsupport.lenovo.com/cr/en/solutions/hf004122)
|
||||
Щоб дізнатися, чи вас це стосується, використовуйте [цей інструмент Lenovo.](https://lenovobattery2014.orderz.com/)
|
||||
|
@ -107,7 +105,8 @@ Lenovo радить власникам відкликаних моделей "в
|
|||
Після перевірки батареї, Lenovo безкоштовно замінить відкликані батареї.
|
||||
Інструкції щодо заміни батареї для X200/X200s [можна знайти на цій сторінці.](https://pcsupport.lenovo.com/cr/en/parts/pd003507/)
|
||||
|
||||
### Список сумісності LCD {#lcd_supported_list}
|
||||
Список сумісності LCD {#lcd_supported_list}
|
||||
----------------------
|
||||
|
||||
Список РК-панелей (там перераховані панелі X200):
|
||||
<http://www.thinkwiki.org/wiki/TFT_display>
|
||||
|
@ -156,13 +155,14 @@ Lenovo радить власникам відкликаних моделей "в
|
|||
Mod](http://forum.thinkpads.com/viewtopic.php?p=660662#p660662)
|
||||
- [ThinkWiki.de - X200 Displayumbau](http://thinkwiki.de/X200_Displayumbau)
|
||||
|
||||
#### X200S
|
||||
### X200S
|
||||
|
||||
<http://forum.thinkpads.com/viewtopic.php?p=618928#p618928> пояснює, що
|
||||
екрани/блоки X200S тонші. Вам потрібно замінити всю кришку на одну від
|
||||
звичайного X200/X201.
|
||||
|
||||
### Як визначити, чи у нього LED, чи CCFL? {#led_howtotell}
|
||||
Як визначити, чи у нього LED, чи CCFL? {#led_howtotell}
|
||||
-------------------------------------
|
||||
|
||||
Деякі X200 мають підсвічування CCFL, а деякі - світлодіодне підсвічування на РК-панелі.
|
||||
Це також означає, що інвертори відрізнятимуться, тому ви повинні бути обережними,
|
||||
|
@ -175,150 +175,14 @@ CCFL містять меркурій. На X200 з CCFL підсвіткою (я
|
|||
яка містить ртуть; утилізуйте відповідно до місцевих, державних або федеральних
|
||||
законів"* (на тому, що має світлодіодне підсвічування, буде написано щось інше).
|
||||
|
||||
Installation notes
|
||||
------------------
|
||||
Дампи апаратного регістру {#regdumps}
|
||||
-----------------------
|
||||
|
||||
[External flashing](spi.md) required, if running Lenovo BIOS.
|
||||
Вікі coreboot
|
||||
[показує](http://www.coreboot.org/Motherboard_Porting_Guide) як
|
||||
збирати різноманітні логи, корисні для портування на нові плати. Нижче наведено
|
||||
вихідні дані X200:
|
||||
|
||||
Цей посібник призначений для тих, хто бажає libreboot на своєму ThinkPad X200,
|
||||
поки у нього все ще є оригінальний Lenovo BIOS в наявності. Цього керівництва також можна
|
||||
дотримуватися (адаптувати), якщо ви перетворили ваш X200 на цеглину, щоб знати, як його відновити.
|
||||
- BIOS 3.15, EC 1.06
|
||||
- [hwdumps/x200/](hwdumps/x200/)
|
||||
|
||||
Якщо у вас виконується оригінальна мікропрограма Lenovo, вам потрібно буде зняти
|
||||
клавіатуру та підставку для рук, щоб мати доступ до мікросхеми флеш-пам'яті, яка знаходиться прямо
|
||||
під підставкою для рук. Потім ви підключите зовнішній програматор SPI, щоб
|
||||
повторно прошити мікросхему зовні, коли вона вимкнена та акумулятор висунуто.
|
||||
|
||||
ПРИМІТКА: Цей посібник стосується лише звичайного X200. Для перепрошивки X200S та X200 Tablet,
|
||||
будь-ласка прочитайте інші посібники, доступні на libreboot.org.
|
||||
|
||||
Розмір флеш-чіпа
|
||||
----------------
|
||||
|
||||
Виконайте цю команду на x200, щоб дізнатися модель флеш-чіпа та його розмір:
|
||||
|
||||
flashprog -p internal
|
||||
|
||||
MAC адреса
|
||||
----------
|
||||
|
||||
Зверніться до [mac\_address.md](mac_address.md).
|
||||
|
||||
### Процедура
|
||||
|
||||
Цей розділ стосується X200. Цей не стосується X200S або X200
|
||||
Tablet (для цих систем потрібно повністю видалити материнську плату,
|
||||
оскільки мікросхема флеш-пам'яті знаходиться з іншого боку плати).
|
||||
|
||||
Викрутіть ці гвинти:\
|
||||

|
||||
|
||||
Обережно притисніть клавіатуру до екрана, потім підніміть її та за бажанням
|
||||
від'єднайте від плати:\
|
||||

|
||||

|
||||
|
||||
Від'єднайте кабель пристрою для зчитування відбитків пальців, а потім потягніть упор для рук,
|
||||
піднявши його ліву та праву сторону:\
|
||||

|
||||

|
||||
|
||||
Тут показано розташування мікросхеми флеш-пам'яті, для обох SOIC-8 та SOIC-16:\
|
||||

|
||||

|
||||
|
||||
Підніміть стрічку, яка закриває частину флеш-пам'яті, а потім
|
||||
приєднайте затискач:\
|
||||

|
||||
|
||||
Тепер ви повинні бути готові до встановлення libreboot.
|
||||
|
||||
Зверніться до [інструкцій програмування SPI](spi.md).
|
||||
|
||||
Закінчивши, знову зберіть систему. Якщо вона не завантажується, спробуйте інші
|
||||
модулі оперативної пам'яті, тому що raminit дуже ненадійний на цій платформі (в coreboot).
|
||||
|
||||
Пам'ять
|
||||
-------
|
||||
|
||||
У машинах DDR3 з Cantiga (GM45/GS45/PM45), північний міст потребує стіків,
|
||||
які працюватимуть як PC3-8500 (швидші стіки PC3/PC3L можуть працювати як PC3-8500).
|
||||
Пари, що не збігаються, можуть не працювати. Один модуль (тобто один із слотів
|
||||
буде порожнім) наразі працюватиме лише в слоті 0.
|
||||
|
||||
ПРИМІТКА: згідно зі звітами користувачів, у деяких випадках невідповідні пари ( 1+2 ГБ) можуть
|
||||
працювати в деяких випадках.
|
||||
|
||||
Переконайтесь, що оперативна пам'ять, яку ви купуєте, має конфігурацію 2Rx8, купуючи стіки по 4 ГБ
|
||||
(Іншими словами: максимально 2 ГБ на ранг, 2 ранга на картку).
|
||||
|
||||
На цьому фото встановлено 8 ГБ оперативної пам'яті (2x4ГБ):
|
||||
|
||||

|
||||
|
||||
### Завантажуйтесь!
|
||||
|
||||
Ви маєте побачити щось подібне цьому:
|
||||
|
||||

|
||||
|
||||
Тепер [встановлюйте Linux](../linux/).
|
||||
|
||||
### Користувачі X200S та X200 Tablet: трюк GPIO33 не спрацює.
|
||||
|
||||
sgsit дізнався про контакт під назвою GPIO33, який можна заземлити,
|
||||
щоб вимкнути захист прошивки за допомогою дескриптора та зупинити ME від
|
||||
запуску (який сам по собі перешкоджає спробам прошивки). Теорія була
|
||||
доведена правильною; однак на практиці це все одно марно.
|
||||
|
||||
Подивіться трохи вище 7 у TP37 (це GPIO33):
|
||||
|
||||

|
||||
|
||||
Це замовчуванням ми побачимо це в lenovobios, під час спроби flashprog -p
|
||||
internal -w rom.rom:
|
||||
|
||||
FREG0: Warning: Flash Descriptor region (0x00000000-0x00000fff) is read-only.
|
||||
FREG2: Warning: Management Engine region (0x00001000-0x005f5fff) is locked.
|
||||
|
||||
Коли GPIO33 було заземлено під час завантаження, це вимкнуло захист флеш-пам'яті,
|
||||
встановлений дескриптором, і зупинило запуск ME. Результат змінився
|
||||
на:
|
||||
|
||||
The Flash Descriptor Override Strap-Pin is set. Restrictions implied by
|
||||
the Master Section of the flash descriptor are NOT in effect. Please note
|
||||
that Protected Range (PR) restrictions still apply.
|
||||
|
||||
Частина, виділена жирним шрифтом, - це те, що нас дістало. Це все ж спостерігалось:
|
||||
|
||||
PR0: Warning: 0x007e0000-0x01ffffff is read-only.
|
||||
PR4: Warning: 0x005f8000-0x005fffff is locked.
|
||||
|
||||
Насправді ці засоби захисту можна відключити. Lenovobios робить це,
|
||||
під час оновлення BIOS (пропрієтарного). Одним із можливих способів вирішити цю проблему
|
||||
було б відлагодити утиліту оновлення BIOS від Lenovo, для віднаходження,
|
||||
як вона вимикає ці засоби захисту. Додаткові дослідження доступні
|
||||
тут:
|
||||
<http://www.coreboot.org/Board:lenovo/x200/internal_flashing_research>
|
||||
|
||||
Звичайно, ймовірно, що Lenovo BIOS перевіряє якийсь біт в пам'яті,
|
||||
який говорить йому не вимикати перепрошивку, а потім він не встановлює регістри PRx. Принцип
|
||||
роботи програми оновлення BIOS Lenovo полягає в тому, що вона спочатку виконується в Windows,
|
||||
а потім відбувається перезавантаження, ініціюючи перепрошивку під час раннього завантаження. Ймовірно,
|
||||
це встановлює щось у пам'яті та завантажує ROM, плюс програму корисного навантаження,
|
||||
яка виконує перепрошивання; тоді Lenovo BIOS, ймовірно, бачить це та запускає це замість
|
||||
встановлення PRx і переходу до нормального завантаження. Теоретично можливо, що ми
|
||||
зможемо дізнатися, як це працює, налагодивши утиліту оновлення BIOS Lenovo (у
|
||||
Windows), а потім відтворивши її дії за допомогою якогось інструменту для Linux,
|
||||
а потім завантаживши двійковий файл flashprog в пам'ять та ROM для прошивки (для BIOS
|
||||
регіона). Ви б зробили це з заземленням GPIO33, і програма корисного навантаження
|
||||
фактично прошиє весь чіп, лише звичайним образом libreboot.
|
||||
|
||||
Це можливо. Ймовірно, це єдиний спосіб роботи програми оновлення BIOS Lenovo.
|
||||
Отже, якщо ми дізнаємося, як саме це зробити, тоді ви можете просто підключити кілька
|
||||
контактів pogo для заземлення GPIO33, потім завантажитися, запустити програмне забезпечення
|
||||
(яке потрібно було б написати), яке виконує вищезазначене.
|
||||
|
||||
У зв'язку з цим у libreboot є утиліта, яка може допомогти
|
||||
розслідувати це:
|
||||
[ich9utils.md#demefactory](ich9utils.md#demefactory)
|
|
@ -1,5 +1,5 @@
|
|||
---
|
||||
title: Installing Libreboot Free/Opensource BIOS/UEFI firmware
|
||||
title: Documentation
|
||||
...
|
||||
|
||||
Always check [libreboot.org](https://libreboot.org/) for the latest updates to
|
||||
|
@ -9,7 +9,7 @@ the [main news section](../news/).
|
|||
[Answers to Frequently Asked Questions about libreboot](../faq.md).
|
||||
|
||||
Need help?
|
||||
----------
|
||||
==========
|
||||
|
||||
Help is available on [Libreboot IRC](../contact.md) and other channels.
|
||||
|
||||
|
@ -22,18 +22,19 @@ Leah Rowe, the founder and lead developer of Libreboot, also owns and
|
|||
operates Minifree Ltd; sales provide funding for the Libreboot project.
|
||||
|
||||
Installing libreboot
|
||||
--------------------
|
||||
====================
|
||||
|
||||
- [What systems can I use libreboot on?](hardware/)
|
||||
- [How to install libreboot](install/)
|
||||
|
||||
Installing operating systems
|
||||
----------------------------
|
||||
Documentation related to operating systems
|
||||
============================
|
||||
|
||||
- [Install BSD operating systems on Libreboot](bsd/)
|
||||
- [Install Linux on a Libreboot system](linux/)
|
||||
- [How to install BSD on an x86 host system](bsd/)
|
||||
- [Linux Guides](linux/)
|
||||
|
||||
Information for developers
|
||||
--------------------------
|
||||
==========================
|
||||
|
||||
- [How to compile the libreboot source code](build/)
|
||||
- [Build system developer documentation](maintain/)
|
||||
|
@ -41,9 +42,8 @@ Information for developers
|
|||
- [U-Boot payload](uboot/)
|
||||
|
||||
Other information
|
||||
-----------------
|
||||
=================
|
||||
|
||||
- [Libreboot Static Site Generator](sitegen/)
|
||||
- [Miscellaneous](misc/)
|
||||
- [List of codenames](misc/codenames.md)
|
||||
|
||||
|
|
|
@ -1 +0,0 @@
|
|||
Documentation pertaining to Libreboot installation. Learn how to install Libreboot, and use coreboot payloads such as the GNU boot loader GRUB.
|
|
@ -1,42 +0,0 @@
|
|||
---
|
||||
title: Libreboot Özgür/Açık Kaynak BIOS/UEFI Yazılımını Yükleme
|
||||
...
|
||||
|
||||
Libreboot ile ilgili en son güncellemeler için her zaman [libreboot.org](https://libreboot.org/) adresini kontrol edin. Haberler ve sürüm duyuruları [ana haberler bölümünde](../news/) bulunabilir.
|
||||
|
||||
[Libreboot hakkında Sıkça Sorulan Sorular](../faq.md).
|
||||
|
||||
Yardıma mı ihtiyacınız var?
|
||||
--------------------------
|
||||
|
||||
[Libreboot IRC](../contact.md) ve diğer kanallarda yardım alabilirsiniz.
|
||||
|
||||
Profesyonel kurulum istiyorsanız, Minifree Ltd seçili donanımlarda [Libreboot ön yüklü](https://minifree.org/) sistemler satmaktadır ve ayrıca cihazınızı göndererek Libreboot kurulumu yaptırabileceğiniz bir [Libreboot ön yükleme hizmeti](https://minifree.org/product/installation-service/) sunmaktadır.
|
||||
|
||||
Libreboot'un kurucusu ve baş geliştiricisi Leah Rowe aynı zamanda Minifree Ltd'nin sahibi ve işletmecisidir; satışlar Libreboot projesi için finansman sağlamaktadır.
|
||||
|
||||
Libreboot'u yükleme
|
||||
------------------
|
||||
|
||||
- [Libreboot nasıl yüklenir](install/)
|
||||
|
||||
İşletim sistemlerini yükleme
|
||||
---------------------------
|
||||
|
||||
- [Libreboot üzerine BSD işletim sistemleri kurulumu](bsd/)
|
||||
- [Libreboot sistemine Linux kurulumu](linux/)
|
||||
|
||||
Geliştiriciler için bilgiler
|
||||
---------------------------
|
||||
|
||||
- [Libreboot kaynak kodunu nasıl derleyebilirsiniz](build/)
|
||||
- [Yapı sistemi geliştirici dokümantasyonu](maintain/)
|
||||
- [GRUB yükleyici](grub/)
|
||||
- [U-Boot yükleyici](uboot/)
|
||||
|
||||
Diğer bilgiler
|
||||
-------------
|
||||
|
||||
- [Libreboot Statik Site Oluşturucu](sitegen/)
|
||||
- [Çeşitli](misc/)
|
||||
- [Kod adları listesi](misc/codenames.md)
|
|
@ -9,7 +9,7 @@ libreboot. Новини, включаючи оголошення про випу
|
|||
[Відповіді на поширені запитання про libreboot](../faq.md).
|
||||
|
||||
Need help?
|
||||
----------
|
||||
==========
|
||||
|
||||
Help is available on [Libreboot IRC](../contact.md) and other channels.
|
||||
|
||||
|
@ -22,18 +22,19 @@ Leah Rowe, the founder and lead developer of Libreboot, also owns and
|
|||
operates Minifree Ltd; sales provide funding for the Libreboot project.
|
||||
|
||||
Встановлення libreboot
|
||||
----------------------
|
||||
====================
|
||||
|
||||
- [На яких системах я можу встановлювати libreboot?](hardware/)
|
||||
- [Як встановити libreboot](install/)
|
||||
|
||||
Документація, яка має відношення до операційних систем
|
||||
-----------------------------------------------------
|
||||
============================
|
||||
|
||||
- [Як встановити BSD на x86 хостову систему](bsd/)
|
||||
- [Керівництва Linux](linux/)
|
||||
|
||||
Інформація для розробників
|
||||
--------------------------
|
||||
==========================
|
||||
|
||||
- [Як зібрати джерельний код libreboot](build/)
|
||||
- [Документація розробника системи побудови](maintain/)
|
||||
|
@ -41,9 +42,8 @@ operates Minifree Ltd; sales provide funding for the Libreboot project.
|
|||
- [Корисне навантаження U-Boot](uboot/)
|
||||
|
||||
Інша інформація
|
||||
---------------
|
||||
=================
|
||||
|
||||
- [Libreboot Static Site Generator](sitegen/)
|
||||
- [Різне](misc/)
|
||||
- [Список кодових назв](misc/codenames.md)
|
||||
|
||||
|
|
|
@ -7,7 +7,7 @@ libreboot 的最新更新,可以在 [libreboot.org](https://libreboot.org) 上
|
|||
[libreboot 常见问题解答](../faq.md).
|
||||
|
||||
Need help?
|
||||
----------
|
||||
==========
|
||||
|
||||
Help is available on [Libreboot IRC](../contact.md) and other channels.
|
||||
|
||||
|
@ -20,18 +20,19 @@ Leah Rowe, the founder and lead developer of Libreboot, also owns and
|
|||
operates Minifree Ltd; sales provide funding for the Libreboot project.
|
||||
|
||||
安装 libreboot
|
||||
--------------
|
||||
====================
|
||||
|
||||
- [哪些机器上可以使用 libreboot?](hardware/)
|
||||
- [如何安装 libreboot](install/)
|
||||
|
||||
操作系统相关文档
|
||||
----------------
|
||||
============================
|
||||
|
||||
- [如何在 x86 机器上安装 BSD](bsd/)
|
||||
- [Linux 指南](linux/)
|
||||
|
||||
开发者信息
|
||||
----------
|
||||
==========================
|
||||
|
||||
- [如何编译 libreboot 源代码](build/)
|
||||
- [构建系统开发者文档](maintain/)
|
||||
|
@ -39,9 +40,8 @@ operates Minifree Ltd; sales provide funding for the Libreboot project.
|
|||
- [U-Boot payload](uboot/)
|
||||
|
||||
其它信息
|
||||
--------
|
||||
=================
|
||||
|
||||
- [Libreboot Static Site Generator](sitegen/)
|
||||
- [杂项](misc/)
|
||||
- [代号列表](misc/codenames.md)
|
||||
|
||||
|
|
Some files were not shown because too many files have changed in this diff Show more
Loading…
Add table
Add a link
Reference in a new issue